Search Engine www.edaboard.com
6 Layer Stack Up |
 |
143 Threads found on edaboard.com: 6 Layer Stack Up
2 outer layers plus 6 inner signal layers. Others are all ground and power layers.
PCB Routing Schematic Layout software and Simulation :: 21.07.2009 15:41 :: alex_epds :: Replies: 3 :: Views: 3249
The layer stack up (4 layers) is as below
TOP layer
CORE
GND PLANE
PREPREG
POWER PLANE
CORE
BOTTOM layer.
The other layer stack up (4 layers) is as below
TOP layer
PREPREG
GND PLANE
CORE
POWER PLANE
PREPREG
BOTTOM (...)
PCB Routing Schematic Layout software and Simulation :: 29.07.2010 03:27 :: tennythomas :: Replies: 4 :: Views: 2124
I sent my previous queries regarding the PCB layer stack up and thickness of core and prepreg. I got a common reply - the PCB Manufacturer will prepare the same.
How can the PCB Manufacturer prepare the PCB layer stack up and determine the value of thickness of core and prepreg?
Is the forum for the PCB Manufacturer (...)
PCB Routing Schematic Layout software and Simulation :: 30.07.2010 23:35 :: tennythomas :: Replies: 9 :: Views: 1976
i designed in such a way that all signal layers are guarded by power supply or gnd planes....
example:
1)TOPlayer
2)GND
3)signal1
4)power1
5)signal2
6)power2
7)signal3
8)bottom layer
ASIC Design Methodologies and Tools (Digital) :: 24.09.2010 07:54 :: vinodkumar :: Replies: 4 :: Views: 1103
Hi all,
Can anybody pls tell, What is the effect of Unbalanced layer stack up ? or sometimes it is required to unbalance the Core or prepage thickness for some Desing requirements?
And what is the difference if We use Core in center or we use Prepage in center .because somedody told me that we shuld use like
Top layer
CORE (...)
PCB Routing Schematic Layout software and Simulation :: 11.11.2010 01:48 :: jack_pcb :: Replies: 3 :: Views: 1274
Can any body help me How to decide layer stack up in Multi layer designing?
PCB Routing Schematic Layout software and Simulation :: 24.01.2013 06:06 :: honey 77 :: Replies: 2 :: Views: 227
Now I want to design a PCB which has two RF chips on it. Also, there are some high speed digital components, a 6 layer board is needed.
Is the layer stack setting correct for this design?
1. RF signal
2. ground
3. Baseband signal
4. power
5. ground
6. Baseband signal
PCB Routing Schematic Layout software and Simulation :: 21.06.2005 10:53 :: virgorabbit :: Replies: 3 :: Views: 1665
I am designing a layout with 8 layer with some EMI/EMC considerations. First of alll classical 4signal+4plane approach is not suitable for us, since the 4 signal layer is not enough. Also i can not increase number of layers up to 10 because of cost consideration. Another stack up 6signal+2plane may cause us with EMI/EMC (...)
PCB Routing Schematic Layout software and Simulation :: 25.11.2005 07:58 :: abacus79 :: Replies: 1 :: Views: 1160
Hi All
In my design I have 7 power supplies (1.2, 1.5, 1.8, 2.5, 3.3, 5, -5). I am using the following layer stack up.
top
gnd
power 1 (split plane for 1.5, 5)
signal 1
signal 2
power 2 (3.3 V)
power 3 (split plane for 2.5,-5)
signal 3
signal 4
power 4 (split plane for 1.8, 1.2)
gnd
bottom
Most of the signals with frequency 5
PCB Routing Schematic Layout software and Simulation :: 29.07.2008 09:24 :: gmittal :: Replies: 3 :: Views: 1542
Attached here is the chip that I'm designing right now and I need some suggestion for layer stack up that I can use for this chip & blind & buried via layer combinations. Thank you.
PCB Routing Schematic Layout software and Simulation :: 13.08.2010 04:50 :: bert_kak :: Replies: 1 :: Views: 1164
Hi all, i need help with stack up 8 layer board with controlled impedance 50 ohm (+-10%) on all layers for 0.125mm tracks. Can you help me please ?
board thickness 1.6mm.
The stack up is :
------signal
------GND
------signal
------VCC
------GND (signal)
------ signal
------VCC
------signal
Thank you in advanced !
PCB Routing Schematic Layout software and Simulation :: 08.09.2010 10:36 :: haimanov :: Replies: 3 :: Views: 1931
Hi Everyone,
I am facing a problem in ORCAD 9.10.I am designing a 4-layer board and using top-->gnd-->pwr-->bot as my stack up.But ORCAD has given me this stack up top-->bot-->pwr-->gnd which is the default.I am not able to change the layers in ORCAD.I am attaching a snapshot of layers
PCB Routing Schematic Layout software and Simulation :: 21.11.2010 03:53 :: deba_fire :: Replies: 0 :: Views: 980
Hi!
Structure of my PCB stack up:
L1--^---^--- SIG
L2----------- GND
L3--^---^--- SIG/PWR
L4--^---^--- SIG/PWR
L5----------- GND
L6--^---^--- SIG
on L1/L6 assembled BGA (DDR2,FPGA) with pitch 0.8mm, so i need route aproximately 0.1/0.1 (line/clr.) and VIA about 06/03 or 05/02
L1/L3/L4/L6 single - 50ohm, diff - 100ohm
PCB Routing Schematic Layout software and Simulation :: 16.03.2012 01:15 :: fpga-developer :: Replies: 3 :: Views: 901
hi,
go to drafting -->2D line and then draw line like that in drill drawing layer
PCB Routing Schematic Layout software and Simulation :: 26.06.2012 07:20 :: kabaleevisu :: Replies: 5 :: Views: 771
Hi ,
I am designing 24 layer card with 1GHz having 12 BGAs ,
Is there any guideline for layer stack up for BGA
Thanks
Ashwin
Show your DIY :: 06.12.2012 04:54 :: ashwinbhole :: Replies: 0 :: Views: 332
Hi
Cadstar have really nice layer stack editor
but i still not find a way to put that info into the gerber or documetation drawing ?
still have solution to make it by hand and put it on templace
but i sure zuken not put lot of tome for make great layer stack up editor
and forgot way to put it on output file (...)
PCB Routing Schematic Layout software and Simulation :: 24.01.2013 15:23 :: T5400 :: Replies: 5 :: Views: 334
Hi,freinds here,
I met with a problem when using PowerPCB4.0,that is:
I am designing a 8-layer board,when using the autoroute function,it dosn't route in the inner signal layers,what's wrong with it?
My PCB layer stack-up is: 1.Top layer
2.GND (...)
PCB Routing Schematic Layout software and Simulation :: 25.04.2003 15:35 :: ChineseDragon :: Replies: 6 :: Views: 1412
Hi Folks,
I have a doubt in multi layer PCB. Should we increase the via and through hole component's pads size in inner layer than outer layers? If yes means could anyone explain me about for what we should do? Any help would be greatly appreciated.
Thanks in advance.
-Rajkumar
PCB Routing Schematic Layout software and Simulation :: 02.08.2007 20:33 :: rajkumar_avg :: Replies: 3 :: Views: 1158
Hi everyone,
What is best stack up for a 12 layer PCB.
Does the following hold good
Type layer
SIGNAL - layer 1(Top)
GROUND - layer 2
SIGNAL - layer 3
SIGNAL - layer 4
GROUND - layer 5
POWER - layer 6
POWER - (...)
PCB Routing Schematic Layout software and Simulation :: 19.05.2008 15:02 :: electtron :: Replies: 2 :: Views: 5951
I am using the following 6 layer stackup for a wireless system module design based on a reference chipset in 2.5 Ghz and the layout recomendation is to have a solid ground plane as ground for digital,analog sections
TOP 0.05 mm copper foil+copper plating
DIELECTRIC 0.1016 mm 4 mil Core
LAY2 0.035 mm 1 oz Solid Ground
DIELECTRIC 0.1016 mm
PCB Routing Schematic Layout software and Simulation :: 17.10.2008 07:57 :: jeni_anto :: Replies: 3 :: Views: 1485
Is this 6 layer stackup good for doing reference designs based on wireless chipsets in the freq range of 1-3 Ghz.
TOP 0.05 mm copper foil+copper plating
DIELECTRIC 0.1016 mm 4 mil Core
LAY2 0.035 mm 1 oz Solid Ground
DIELECTRIC 0.1016 mm 4 mil PrePreg
LAY3 0.035 mm 1 oz Digital Signals
DIELECTRIC 0.3556 mm 14 mil Core
LAY4 0.
PCB Routing Schematic Layout software and Simulation :: 17.10.2008 02:21 :: jeni_anto :: Replies: 3 :: Views: 4103
So I'm trying to route an RF device, but do the complexity of the device, I can't route the RF on a single layer. I know routing RF on separate layers will loose a little bit of performance, but at this point it's my only option. Will the following stack up minimize the lost?
RF SIGNAL
GND
SIG1
SIG2
GND
RF SIGNAL
Would it be (...)
PCB Routing Schematic Layout software and Simulation :: 04.11.2009 10:44 :: berms03 :: Replies: 1 :: Views: 931
I Undetstand that following will be the stack up in case of 6 layers
Top
Gnd
Signal-1
Signal-2
Vcc
Bot
1) Is my assumption right?
2) Have you used the BGA of this count?
3) What is the stack-up you used in 6 layer for BGA of 484 balls 0.8mm pitch?
Thanks
PCB Routing Schematic Layout software and Simulation :: 18.05.2010 06:53 :: v_kumar :: Replies: 5 :: Views: 1328
Never got a reply in the professional hardware forum, so I'll ask here:
I'm making a board with a Spartan-6 and DDR2 RAM. The 256 ball BGA escape can be done with only 4 layers, but the price difference between 4 and 6 layers from PCBcart isn't that high. I saw this six-layer
PCB Routing Schematic Layout software and Simulation :: 30.11.2010 11:49 :: allanvv :: Replies: 4 :: Views: 2085
hi prastesh,
thanks for your reply. but i think your are not understand my ?? please see that file, in this board is 6 layer board file,when i click this layer stack up it is shows as
class:maufacturer
sub class :layer stack up
how it is come ??
PCB Routing Schematic Layout software and Simulation :: 01.02.2011 04:05 :: kabaleevisu :: Replies: 5 :: Views: 988
I already asked a very specific question regarding this subject on this thread:
However i am looking for a more generic answer here. I have looked around and seems to exist many variations on pcb stack up for a 4 layer boards. However i could not find some real comparison between all the possible combi
Professional Hardware and Electronics Design :: 12.11.2011 14:25 :: Sink0 :: Replies: 1 :: Views: 645
Dear all,
In 4 layer PCB usually we are using stack up as Signal-VCC-GND-Signal.
My question is that if we swap VCC & GND then what will happen.
If we can do that one then which kind type of problem arise. (new stack up Signal-Gnd-VCC-Signal)
is it advisable???
Pls rely me on asap.
Thanks
Vimal Patel
PCB Routing Schematic Layout software and Simulation :: 03.12.2011 23:32 :: patelvimal20 :: Replies: 3 :: Views: 550
As Fvm as stated there is no easy answer, there is a lot to learn.
Just to add some points..
1. Impedance control requirement
2. Routability- approximately a 12 X 12 array of BGA can be routed in a 6 layer card (a thumb rule)
3. Number of power rails
4. Performance specs of the PCB- EMC in specific
5. Allowed
PCB Routing Schematic Layout software and Simulation :: 09.01.2012 04:01 :: cks3976 :: Replies: 12 :: Views: 1009
Hi!
here is my sample.
Via 0.5/0.2
minimal line width/clearance 0.1/0.1
71344
L1 ? Signal
L2 ? GND
L3 ? Signal/Power
L4 ? Signal/Power
L5 ? GND
L6 ? Signal
PCB Routing Schematic Layout software and Simulation :: 23.03.2012 09:51 :: fpga-developer :: Replies: 5 :: Views: 517
I think the best option is to use Pwr/Signal/Signal/Gnd to keep the paths between GND Plane and signal layers as short as possible.
Do you agree with me?
Best Regards!
Hi Inka,
The both are OK from my humble opinion. PWR/GNDs at outside layer are always the best for shielding purposes, but reworking of board woul
Professional Hardware and Electronics Design :: 28.06.2012 15:25 :: Inka_One :: Replies: 2 :: Views: 312
hi robis,
top layer and bottom layer is signal layer if want to design 2 layer top and bottom is enough no need to assign extra layer like ground or power (planes). usually layer are assign
in multiplication of 2 like 2 layer,4 layer, 6 (...)
PCB Routing Schematic Layout software and Simulation :: 07.10.2012 03:09 :: kabaleevisu :: Replies: 3 :: Views: 592
Hi,
Initially We designed a board for 2-6 GHz band application. It used 4-layer FR4 PCB material.
Its performance in 4-6 GHz band was very worst. It had very high dielectric losses at such high frequency.
Taking into account this consideration, now We have optimized the design.
We are planning to use hybrid stack-up ( Rogers R04003 8 mi
RF, Microwave, Antennas and Optics :: 26.03.2013 08:18 :: cjrathi :: Replies: 9 :: Views: 800
You could look at the sample layer build-ups:
Their suggested 8 layer build-up results in a nominal 1.6mm PCB I think.
Keith
PCB Routing Schematic Layout software and Simulation :: 11.06.2013 12:42 :: keith1200rs :: Replies: 4 :: Views: 475
Hi,
How could a PCB designer determine the PCB stackup and Impedance
of the board if the customer or manufacturer didnot mention anything about it? Is there any standard stackup and impedance for the PCB board?
How much thickness should be set for each layer? core or prepeg
values should be in how much thickness?
What (...)
PCB Routing Schematic Layout software and Simulation :: 12.02.2004 04:40 :: Devi :: Replies: 2 :: Views: 3237
Hi guys
iam very new to design multilayer boards. what is the layer stackups for 10 and 12 layers.if anyone knows please help me.
thankyou
PCB Routing Schematic Layout software and Simulation :: 18.02.2005 07:23 :: havi :: Replies: 4 :: Views: 1043
Hi,
can someone please tell me how I have to set up the layer stack in PCAD for a single(!) layer pcb. There seems to be no problem to set up 2 or more layer pcbs but I'm not able to get rid of the "top"-layer.
Perhaps soemone could give me a clue - or just post a simple 1 layer sample (...)
PCB Routing Schematic Layout software and Simulation :: 30.08.2005 17:28 :: avt :: Replies: 1 :: Views: 984
I've read recommended stack-up configurations, mostly using S-G-P-S configurations. There are some which use the more unconventional S-P-G-S stack-up, the reason being components have taken up much of the routing space on the toplayer.
Am I right to say that the ground plane should be closest to the signal plane with a higher routing (...)
PCB Routing Schematic Layout software and Simulation :: 17.09.2005 16:51 :: checkmate :: Replies: 4 :: Views: 4655
have two years Exp.pcb layout for mobile phone & other boards be used with communications
6~18 layer stack up
BGA pin pitch form 0.5mm to 1.27mm
perhaps I want to look for a job.
Somebody help me?
tools
EDA:Mentor EN
DFM:Valor
EDA Jobs :: 29.01.2006 11:34 :: szc1983 :: Replies: 0 :: Views: 489
Iam very new to pcb design & i want to know, is there any rule for pcb layer stackup, like, is it necessary for a signal layers need an adjacent plane layer etc.
PCB Routing Schematic Layout software and Simulation :: 25.02.2006 13:25 :: er_r_karthik :: Replies: 2 :: Views: 1526
What is the most professional PCB routing software? What PCB routing tool should I master to get a job in PCB routing? Now I use Pcad 2002 and Proteus.
PCB Routing Schematic Layout software and Simulation :: 01.04.2006 11:11 :: pepillo :: Replies: 11 :: Views: 1749
Usually a series (source) termination is adviced, but not always. When U design a small board, with short traces, and not to route any hi-speed signal to connectors, maybe you do not need any termination until 150-200MHz. There are working reference designs with 133MHz SDRAMs and without any termination.
Parallel (end) termination is rearly req
PCB Routing Schematic Layout software and Simulation :: 23.04.2006 11:53 :: buenos :: Replies: 4 :: Views: 1542
From My known the any Multi layer board fabricated in even number of layer 2,4,6,8 etce,
Professional Hardware and Electronics Design :: 06.06.2006 06:37 :: Antonios :: Replies: 4 :: Views: 1457
Dear All;
I needed new PCB fabricators that can fabricate 28 layers PCB? in china or taiwan
Thanks
PCB Routing Schematic Layout software and Simulation :: 15.06.2006 08:24 :: taymoor2000 :: Replies: 3 :: Views: 1185
Hi, my name is kook and I am new to this forum and this antenna area.
I am to design a microstrip patch antenna in multi-layer stack-up.
Here is how it looks like. I have 6 metals (M1 to M6) and 5 dielective substrates.
Each metal has a thickness of 0.7 mils, and its width and lengh are not determined yet.
M1
er = 3.38, loss tan = 0
Electromagnetic Design and Simulation :: 21.06.2006 19:10 :: sehun1119 :: Replies: 1 :: Views: 964
the below link has the evaluation board pdf with eight layer stackup details
u can find the layer arrengements.
while goin for multilayer board u have to find the impedance for the high speed signals etc...
PCB Routing Schematic Layout software and Simulation :: 09.08.2006 03:10 :: v_kumar :: Replies: 4 :: Views: 1309
Dear All;
After I finish the 12 layer board in Allegro I need to rearrange the layers stackup, How can I do that?
PCB Routing Schematic Layout software and Simulation :: 28.08.2006 04:58 :: taymoor2000 :: Replies: 8 :: Views: 1781
List,
May I know what is the different between this 2 stack up (1-6-1) and (2-4-2), both have 8 layer?
Is it the stack up define by the via type, example through hole via, buried/blind via?
I bit confuse when someone ask about the stack up. I can find total layer but not the stack up. (...)
PCB Routing Schematic Layout software and Simulation :: 15.01.2007 23:09 :: rock_dtei :: Replies: 2 :: Views: 1974
Hello btbass, thanks for the reply. The fastest signals are from the processor to DDR-266 RAM so the clock is 133MHz on two phases. The rise time is probably quite short on the clock signals (probably less than 1ns). The longest trace from processor to RAM is about 44mm and the trace thickness is 4 mils on IN1 and 5 mils on other layers.
Ther
PCB Routing Schematic Layout software and Simulation :: 11.02.2007 14:13 :: OradFarez :: Replies: 3 :: Views: 1129
Hi,
we dnt have any critical signals ,I think most of u dint understand my query...
I will explain u once again
We are in need of a Cardbus standard PCB with the following specs:
No: of layers - 4
layer 1 - Signal/routed power
layer 2 - Ground
layer 3 - Signal/routed power
layer 4 - Signal/routed (...)
PCB Routing Schematic Layout software and Simulation :: 19.04.2007 05:59 :: Navya :: Replies: 21 :: Views: 3827
Hi all
i have a 8 layer board problem. its an mcu board with tis chip
IC, MCU, MC9328MX21 -MAPBGA-17x17-289pins frm freescale, a couple of DRAM, Flash, Lan chip etc. When i change the address n data to different layer its not werking well. there is no movement in components. Any one can advise?
Top component - MCU chip & 2xSDRAM
Bottom
PCB Routing Schematic Layout software and Simulation :: 25.04.2007 05:21 :: taring77 :: Replies: 4 :: Views: 1695
Last searching phrases:
microcontroller 89c51 | ultrasonic transducer | random verilog | square generator | flux density | liion | shareware | pwm current sensing | simulator for intel | qpsk ber ofdm
microcontroller 89c51 | ultrasonic transducer | random verilog | square generator | flux density | liion | shareware | pwm current sensing | simulator for intel | qpsk ber ofdm