1000 Threads found on edaboard.com: 8086 Clock
I made a mistake :cry:, 8086 requires a 33% duty cycle clock.
Microcontrollers :: 11-30-2006 03:31 :: purko :: Replies: 7 :: Views: 1279
I have one doubt regarding the clock duty cycle in 8086.
I am not that much familiar with 8086 processor..
but I read some where that 8086 has 33% duty cycle for clock frequency.
Can any one let me know why that is so?
where as in 8051 it is 50%...
let me some detailed explanation (...)
Electronic Elementary Questions :: 06-28-2010 08:42 :: pavan.emb :: Replies: 1 :: Views: 1369
The 8086 and 286 are very slow chips by today standarts .. The fastest 286 as i recall was 24 Mhz . On the other side the instruction cycle frequency was even smaller .. There was a PROJECT of a 386 compatible open core running at 60 Mhz and that was 10 years ago! probably the best way to MEASURE the processing power of a CPU is by the number o
PLD, SPLD, GAL, CPLD, FPGA Design :: 03-28-2004 21:19 :: eltonjohn :: Replies: 4 :: Views: 1995
The_Risk_Master is right.
The 8085 CPU accepts clock signal in two ways:
1) the crystal oscillator ( usually 5MHz ) is connected to both CLK pins and thus generate a single phase clock for the CPU operation
2) The square wave is connected to the CLK input pin and further propagated to the internal clock conditioner of the (...)
Microcontrollers :: 07-14-2006 07:40 :: yego :: Replies: 3 :: Views: 791
can anyone design an analogue clock in assembler emu 8086 plzplzplz help
Microcontrollers :: 11-17-2006 07:58 :: the :: Replies: 0 :: Views: 650
Can an RC circuit be used as a clock source for 8086?
Electronic Elementary Questions :: 11-29-2006 02:12 :: easwa_gct :: Replies: 4 :: Views: 657
U can easily design it using memory mapped I/O ... It can have a max of 64K ports in 8086....because single bank can have max of 64k....
Microcontrollers :: 07-15-2007 07:03 :: sohiltri :: Replies: 3 :: Views: 524
hi. first time postin here , hope im doing it right : problem i got is i have to simulate a 8086 sbc using proteus however havent been able to find the clock gen (8284) model anywhere , does anybody have it or any thoughts on how to simulate a similar op using the parts available in proteus (im using 7.6 version)
Microcontrollers :: 12-18-2009 16:45 :: asdad :: Replies: 1 :: Views: 2326
i need ur help in writing Program code for Digital clock and Stop Watch(using 8086)?
Pls friends,i need ur helping hands for this work?
PLS Help ME FRIENDS :|
Microcontrollers :: 07-09-2010 10:00 :: raja25 :: Replies: 0 :: Views: 752
I want to do a project using 8086 microcontroller but some people say it is outdated.
Is it really outdated....
Microcontrollers :: 06-09-2011 10:21 :: x_zion :: Replies: 3 :: Views: 967
can anyone differentiate between idle state and wait state in 8086?
Electronic Elementary Questions :: 12-14-2011 01:07 :: srikanth1555 :: Replies: 1 :: Views: 331
are you working on a PC or a 8086 development board? give some more details
Microcontrollers :: 12-24-2011 05:12 :: horace1 :: Replies: 1 :: Views: 1138
Does anybody have any experiance with ATTiny12 running with internal clock.How accurate is the clock?Can it run half-duplex RS232 (software emulated)??
Professional Hardware and Electronics Design :: 02-22-2002 08:54 :: Rosko :: Replies: 3 :: Views: 1051
How can i make the constraint(in Synopsys and
apollo) to push the different gated clocks domain into balanced clock's latency ?
ASIC Design Methodologies and Tools (Digital) :: 03-08-2002 09:21 :: Nobody :: Replies: 6 :: Views: 3160
ICD2053 is the serial programmable pll clock synthesizer chip of Cypress.
But it no longer become production.
I'm lopking for for the replacement of ICD2053.
Is there anybody who know about this solution.
Professional Hardware and Electronics Design :: 05-20-2002 04:30 :: heastone :: Replies: 3 :: Views: 2034
Any one know this topic? I aready know PLL, but how to apply PLL to it?
ASIC Design Methodologies and Tools (Digital) :: 07-17-2002 18:31 :: dd2001 :: Replies: 8 :: Views: 1995
Synopsys Power Compiler can use integrated gate-clock cell (Latch type) to implement a low power design. Which StandCell Library support the integrated gate-clock cell (Latch Type) that can be used by power compiler ?
ASIC Design Methodologies and Tools (Digital) :: 07-21-2002 02:07 :: S0933263236 :: Replies: 7 :: Views: 2199
can anyone tell me how to estimate the delay of a clock tree for 500 register.
I have gated clock in my design which have a original clock A.
using dc, I create a clock for that clock B.
but how to set the delay of the clock B relative to clock A.
Or I (...)
ASIC Design Methodologies and Tools (Digital) :: 07-26-2002 22:32 :: kinysh :: Replies: 4 :: Views: 1867
I need to change the output clock from default to 8MHz, to clock AT90S8515. But sometimes(after RESET button pushed) this freq is more than 8 MHz...
Well, can i do smth to stop this bug.
Professional Hardware and Electronics Design :: 09-22-2002 08:19 :: PILOTIK :: Replies: 0 :: Views: 728
I need theory of operation for Dual clock fifos.
please help me!
Thanks in adv! :)
ASIC Design Methodologies and Tools (Digital) :: 09-23-2002 04:41 :: ramo :: Replies: 4 :: Views: 2029
I need to use in my project an extra I/O port chips, a real time clock and if possible a LCD display (I know this was available in past from Philips and production stoped)
Any advice for a low cost widely used LCD didplay is welcome.
I have no problem to find those chips but would like to use components that are widely used on and not ex
Professional Hardware and Electronics Design :: 09-30-2002 06:31 :: hot_chmock :: Replies: 2 :: Views: 1951
anyone knows a simple way how to divide frequency by 3 ?
The whole problem is as follows...
I have a TTL compatible signal with the frequency of 10 MHz. I need to multiply the frequency by 3, because I need 30 MHz as an input to AD9851 DDS chip.
So, I designed a simple PLL multiplier (NE564) and I need "divide by 3" circuit in th
Professional Hardware and Electronics Design :: 10-01-2002 21:41 :: CADDevil :: Replies: 9 :: Views: 3324
I am looking for Unusual clock deviders & random count generators can any one help me !
I do have some documents I would like to share with you all.
ASIC Design Methodologies and Tools (Digital) :: 12-20-2002 11:56 :: hynix :: Replies: 1 :: Views: 1679
who can explain the difference of between clock tree and reset tree?
ASIC Design Methodologies and Tools (Digital) :: 12-24-2002 20:46 :: openwindows :: Replies: 7 :: Views: 2534
I have built an FPGA-based FSK demodulator but i have a problem in clock recovery ... can any body give me a hand in this prob. Thanx
ASIC Design Methodologies and Tools (Digital) :: 01-08-2003 01:17 :: Vonn :: Replies: 9 :: Views: 3188
this is nice clock
s 8O krat
Hobby Circuits and Small Projects Problems :: 01-08-2003 20:38 :: sokrat :: Replies: 17 :: Views: 16297
Here is an interesting clock site I came across.
Sorry for the duplicate post!
Hobby Circuits and Small Projects Problems :: 01-14-2003 21:38 :: enigma460 :: Replies: 1 :: Views: 2268
I have a few questions about LVDS
(1) The clock pair frequency is different from the data pair frequency. What
is the skew requirements between clock pair and data pairs?
(2) How should I measure the delay: Is it from the crossing point of the
driver differential pair to the crossing point of the receiver differential
PCB Routing Schematic Layout software and Simulation :: 01-17-2003 00:06 :: colin_cheng :: Replies: 3 :: Views: 1743
clock skew jitter thesis (4 files part 4)
Professional Hardware and Electronics Design :: 01-19-2003 23:05 :: cmwang :: Replies: 0 :: Views: 1053
I have several clock in my design. They have different frequency. I have to set false path from clock to clock. The netlist pass the STA chencking, However, it failed in dynamic simulation. How could i solve this problem in my STA scripts?
ASIC Design Methodologies and Tools (Digital) :: 01-23-2003 22:23 :: traveler :: Replies: 3 :: Views: 1189
High Level Analysis of clock Region in a C++ system description
Microcontrollers :: 01-24-2003 11:04 :: namelik :: Replies: 0 :: Views: 1028
Does anyone have a clock circuit for displaying sidereal or "star time"? Any and all help is appreciated. Thanks.
Hobby Circuits and Small Projects Problems :: 01-27-2003 08:20 :: captainkirksdog :: Replies: 1 :: Views: 1379
use"clock enable " instead of gated clock ?
ASIC Design Methodologies and Tools (Digital) :: 01-27-2003 20:28 :: bravobravo :: Replies: 2 :: Views: 1530
Does anyone has experience with ASIC design with latch and two phase clock? I though it may save area using latches. The two phase clock scheme can handle the timing problem with latch. What I don't know is whether it can be employed in the ASIC design flow using Synopsys tools. Would anyone like to comment on the timing check and DFT of the des
ASIC Design Methodologies and Tools (Digital) :: 02-01-2003 09:33 :: asicer :: Replies: 0 :: Views: 1014
I have to transfer a data from Flip flop1 to Flip flop2,Flip flop's hold time is '0' and clk to q delay is 'x' ns.Between Flip flops there are combinational logics which takes 'y' ns.I'm having a pulse whose high period is more than 'x' ns.Its duty cyle is 20% high and 80% low.Can I use this pulse or is there any need that I have to use
ASIC Design Methodologies and Tools (Digital) :: 02-03-2003 10:05 :: madmax :: Replies: 7 :: Views: 2038
I'm working on a project and i want to use 628's internal clock.I'm programming on ccs c++ how will i modify my code and how will i modify my circuit?(Esp. osc. section) By the way is it safe like xtall?
Can you explain everything deeply please?
PC Programming and Interfacing :: 02-03-2003 17:04 :: Analyzer :: Replies: 5 :: Views: 3443
A clock design pic16c54 for led displays and switch inputs schema+asm
Microcontrollers :: 02-13-2003 13:12 :: mbyka :: Replies: 0 :: Views: 1045
Low-Power Real- time clock
Microcontrollers :: 02-13-2003 13:31 :: mbyka :: Replies: 0 :: Views: 949
Any info about how to generate a non-integer clock divider.
Like Clk_out = Clk_in x (N/M), N and M are integer.
Professional Hardware and Electronics Design :: 02-14-2003 11:57 :: RTL2GDSII :: Replies: 5 :: Views: 1356
i need idea or application how to design PCI 2.2
meaning 33/66 MHz depand on M66EN
i need to distribute the clock to 3 devices
Microcontrollers :: 02-23-2003 01:27 :: kobik :: Replies: 0 :: Views: 793
Altera :Multiple clock System Design
PLD, SPLD, GAL, CPLD, FPGA Design :: 02-23-2003 08:36 :: uummcc :: Replies: 1 :: Views: 1838
use pipe line design to speed up the clock
ASIC Design Methodologies and Tools (Digital) :: 02-23-2003 22:32 :: topza :: Replies: 0 :: Views: 986
I need a synthesizable code for FIFO with dual clock (input one clcok. output another clock domain).
Anybody can help ?
PLD, SPLD, GAL, CPLD, FPGA Design :: 02-24-2003 20:37 :: RTL2GDSII :: Replies: 2 :: Views: 1582
2 question(s) about FPGA technology:
how to implement the spread-spectrum PLL on FPGA ?
/*--- Spread-spectrum clocking schemes
spread the fundamental clock frequency energy
to minimize energy peaks at specific frequencies. ---*/
how to implement the clock switchover circuity on FPGA ?
PLD, SPLD, GAL, CPLD, FPGA Design :: 02-25-2003 04:14 :: joe2moon :: Replies: 2 :: Views: 2134
I design a clock gating circuit now.
But it's my first time.
Could somebody help me? Give me some advice about it?
Thanks in advance. :(
Hobby Circuits and Small Projects Problems :: 02-27-2003 20:36 :: horzonbluz :: Replies: 6 :: Views: 2357
This book is very good for 8086 and 8088
Douglas V. Hall, “Microprocessors and Interfacing - Programming and Hardware 8086”, 2nd Edition, McGraw-Hill International, 1992.
Microcontrollers :: 03-04-2003 22:50 :: ITP :: Replies: 10 :: Views: 1828
I am trying to design a MCU with gated clock to save the power . I have no idea about how to write the script to synthesis my chip
Because the AND or NAND gate used to gate the clock has a long delay but it not make sense since the clock tree has not been created .
The clock tree will be created by P&R tool and the (...)
ASIC Design Methodologies and Tools (Digital) :: 03-07-2003 07:40 :: Ansunamu :: Replies: 3 :: Views: 1153
which clock is working in digital part (like bit stuff,NRZI encode)?
480M or 60/30M?
PC Programming and Interfacing :: 03-10-2003 08:11 :: showtime :: Replies: 11 :: Views: 3209
The flexlm return error :system clock has been changed.
How to fix it ?
Software Problems, Hints and Reviews :: 03-16-2003 07:23 :: AndrewC :: Replies: 5 :: Views: 4020
I used to use AT90S8535 with bascomAVR then I change to ATMEGA 16
First I try to program it using STK200/300 Compatible isp cable. It program OK But chip ATMEGA16 was work veryslow. Then I read the data sheet it said that default clocksource is internal 1 MHz osc. (I used Crystal 8 MHz) so i need to changed Fuse bit to make it know what clock sour
Microcontrollers :: 03-17-2003 04:53 :: tobb :: Replies: 3 :: Views: 3132