1000 Threads found on edaboard.com: Cadence Virtuoso Tutorials
I'm looking for tutorials on PCell generation in cadence virtuoso. Is there any documention or tutorial that could help?
Analog IC Design and Layout :: 02-01-2006 07:50 :: DoctorProf :: Replies: 4 :: Views: 6453
cadence virtuoso Schematic Editor. Information can be found here:
Analog IC Design and Layout :: 11-28-2005 17:43 :: House_Cat :: Replies: 13 :: Views: 3531
I need some basic tutorials on cadence virtuoso showing step by step how to draw a schematic, it's symbol, how to attribute the symbol to the schematic and how to simulate this device.
Thanks in advance.
ASIC Design Methodologies and Tools (Digital) :: 11-22-2007 09:47 :: mouzid :: Replies: 2 :: Views: 672
I am going to do a project related to using cadence virtuoso to design a RF transmission circuit. However I dont have any RF PDK at the moment. The version I am using is cadence 6.1 . Any suggestion where I can find PDK for that, I did ask my teacher but still waiting from him. I went through some RF CMOS design (...)
RF, Microwave, Antennas and Optics :: 03-11-2011 19:06 :: thanhFF :: Replies: 0 :: Views: 986
Happy new year :)
i wish you all new year with a lot of achievements and all your dreams come true :)
Actually i want to learn cadence virtuoso ...i have now a little experience with OrCAD PsPICE (Beginner level also :( )
but i want to ask about prerequisites to learn ?
some advised me that i need to learn a little about Linux (I did
Analog IC Design and Layout :: 12-30-2013 17:52 :: MahmoudHassan :: Replies: 4 :: Views: 455
I've done a layout using cadence virtuoso and I want to export it to Silicon Ensemble to connect it with another design. Does anybody know how can I do it?
Analog IC Design and Layout :: 09-28-2004 12:32 :: pantic :: Replies: 9 :: Views: 1901
Does anybody know how to archive cadence virtuoso Composer projects?
To be more specific, to archive for example only 1 view or to archive hierarchically trough your complete database?
Software Problems, Hints and Reviews :: 11-24-2004 08:27 :: mlxsae :: Replies: 4 :: Views: 1858
I don't know Encounter. But if you can export the layout to GDSII format, it can be imported to cadence.
Analog IC Design and Layout :: 12-17-2004 07:28 :: Hughes :: Replies: 3 :: Views: 1513
I have designed a spiral inductor in cadence virtuoso and in the Schematics I designed the equivalent pi-circuit with lumped passive elements. I want to make LVS. The layout passes successfully the DRC check. However in after the LVS running I get the message that there is a short between the ports, which makes sense since the ports are on th
Analog IC Design and Layout :: 12-17-2004 08:07 :: tromeros :: Replies: 10 :: Views: 2119
From L-Edit, export your design in GDS2 format, then stream in the GDS data into virtuoso.
Please make sure that the GDS layers between Tanner and cadence are the same.
Analog IC Design and Layout :: 01-23-2005 08:15 :: mm6349 :: Replies: 4 :: Views: 2810
I need to know how to obtain a list with all net names of a design in cadence virtuoso because I want to do a RCX-Extraction of selected nets with Assura.
Analog IC Design and Layout :: 01-31-2005 16:50 :: pantic :: Replies: 4 :: Views: 3221
At present they are promoting Assura.
Other DRC tools from cadence are Dracula and Diva
Analog Circuit Design :: 03-03-2005 01:06 :: ambreesh :: Replies: 6 :: Views: 1465
who know how to use batch command "si" to cdl out netlist from cadence virtuoso editor tool?
Software Problems, Hints and Reviews :: 04-14-2005 06:54 :: grace :: Replies: 0 :: Views: 1647
I am using cadence virtuoso XL for layout design.. When i am trying to design a layout with multiple blocks, i am facing a lot of problems while making the interconnections. While connecting the blocks many a times the block gets selected and gets moved from its place. So is there any way by which i can freeze the locations of the block so that
Analog IC Design and Layout :: 05-13-2005 08:24 :: s3034585 :: Replies: 1 :: Views: 905
I mean that I install cadence virtuoso on linux. I found that there are some file in lib directory. How to use this file?
Software Problems, Hints and Reviews :: 06-09-2005 00:56 :: smalldog :: Replies: 0 :: Views: 730
is there a way to import a schematic drawn using OrCad into cadence virtuoso Schematic for editing?
Analog IC Design and Layout :: 10-10-2005 03:20 :: blurryeyes81 :: Replies: 0 :: Views: 920
I need cadence virtuoso layout manual , 5033
please send a link about that.
Analog Circuit Design :: 12-10-2005 03:00 :: 020170 :: Replies: 5 :: Views: 2452
Is there any option to measure the angle in the cadence virtuoso Layout Editor
without using the Tanθ calculation?
Sooraj S Ram
Analog IC Design and Layout :: 04-11-2006 05:49 :: soorajsram :: Replies: 1 :: Views: 1340
can we place and route using standard cells of gates in cadence virtuoso?????/
thanks in advance,
ASIC Design Methodologies and Tools (Digital) :: 04-23-2006 03:50 :: p_shinde :: Replies: 0 :: Views: 489
Is there any option to measure the angle in the cadence virtuoso Layout Editor
without using the Tanθ calculation?
Sooraj S Ram
Analog IC Design and Layout :: 05-23-2006 04:35 :: soorajsram :: Replies: 1 :: Views: 1098
I want to install cadence virtuoso for simulate and layout. But I don't known how the hardware require? and What version of Linux I need? ( Can I use Redhat8.0 or Redhat10? )
Can somenone give me some advice about my problem?
Thank you very much.
Linux Software :: 06-21-2006 22:41 :: tran :: Replies: 2 :: Views: 1761
I have installed cadence virtuoso 5.0.33. I use Redhat9. And there are some error:
When I start virtuoso there is a warning :
' Incorrectly built in binary which accesses errno, h_errno or_res directly. Needs to be fixed.'
And some functions can not use : can't use some buttons, can't double click to chose file (must (...)
Linux Software :: 07-03-2006 23:24 :: tran :: Replies: 3 :: Views: 856
Use CETOS (a free clone of REDHAT EL), I installed cadence without any kind of problem
Software Problems, Hints and Reviews :: 10-17-2006 02:37 :: wasm :: Replies: 14 :: Views: 5733
Hi, dear all,
I'm planing to run cadence virtuoso on our unix workstation. It is installed in /usr/local/cadence2006
After I run source /usr/local/cadence2006/00setup.cdk, I can run layout &, layoutPlus &, or icfb & to run virtuoso.
But I don't know how to set the configuration file, such as (...)
Analog IC Design and Layout :: 09-17-2006 15:19 :: saryee :: Replies: 0 :: Views: 590
hope it will help you
Analog Circuit Design :: 10-12-2006 23:40 :: laxre_06 :: Replies: 3 :: Views: 1836
I tried to read the virtuoso manual and spectreRF simulation manual but I can not define the parameters of the diode in cadence virtuoso ver.2004
Could you guys please fill out the blank of the parameters about any diode in cadence?
I also attach the pictures including parameter.
Software Problems, Hints and Reviews :: 10-15-2006 02:54 :: whitewiz :: Replies: 0 :: Views: 1160
can any1 help me out in this que
what are the good features of cadence virtuoso over others as it is use in maximum
companies for full custom
ASIC Design Methodologies and Tools (Digital) :: 11-11-2006 00:29 :: silicon_m :: Replies: 3 :: Views: 880
cadence virtuoso Layout Editor doesn't have this feature.
I know the only layout editor that has this capability: Tanner
Software Problems, Hints and Reviews :: 04-10-2007 06:38 :: Fom :: Replies: 22 :: Views: 9040
I am new to cadence virtuoso
wat is meant by technology file?
how can i import the synthesised hdl design i.e .db file (gatelevel netlist) into virtuoso.
does any one has virtuso tutorials or labs?
please help me.
ASIC Design Methodologies and Tools (Digital) :: 07-30-2007 08:46 :: anantha_09 :: Replies: 3 :: Views: 1210
Hi all ..
can anyone suggest me how to get technology file for cadence virtuoso schematic editor?
pls reply me if you know..
my email id
Linux Software :: 01-25-2008 14:05 :: prashantengr :: Replies: 5 :: Views: 4168
refer the user manual or enquire with cadence FAE. You can post this query in sourcelink site too.
ASIC Design Methodologies and Tools (Digital) :: 04-15-2008 12:04 :: kumar_eee :: Replies: 8 :: Views: 1174
I need to download cadence virtuoso
but i search for it but i cannot find the source
any one can help me
ASIC Design Methodologies and Tools (Digital) :: 05-27-2008 07:33 :: Antonios :: Replies: 1 :: Views: 1887
I need cadence virtuoso Layout Hotkeys. Is there any document for that ?
Thansk in advance.
Analog IC Design and Layout :: 06-06-2008 08:14 :: AdvaRes :: Replies: 4 :: Views: 2137
I intend to use cadence virtuoso in mixed-signal Design
my question is about the digital part
how a digital block is inserted in the workspace
is it used as a block of vhdl or verilog file with I/O ports to connect with the analog parts
or inserted as a synthesized netlist generated for Synopsys DC or cadence (...)
ASIC Design Methodologies and Tools (Digital) :: 08-26-2008 08:18 :: elec-eng :: Replies: 4 :: Views: 1289
I am using cadence virtuoso to design a VCO. When generate layout from my schmatic, I am not able to see the pcell of the components. THere are only symbols with names in the layout window. How can I see the pcell of the components?
Analog IC Design and Layout :: 09-03-2008 11:15 :: Adam2008 :: Replies: 4 :: Views: 1576
i have to calculate power of the circuit how can i do it in cadence virtuoso spectre design flow.
and how i can calculate leakage power in cadence.
Software Problems, Hints and Reviews :: 09-25-2008 09:49 :: rohit khandelwal :: Replies: 0 :: Views: 755
how to calculate power(dynamic and leakage) in cadence virtuoso/spectre design flow.
Analog IC Design and Layout :: 09-25-2008 23:28 :: rohit khandelwal :: Replies: 0 :: Views: 949
how i can be able to invoke a high thrshold transistor in a cadence virtuoso/spectre suite. i am using ams hitkit 0.35u support. please help me.
ASIC Design Methodologies and Tools (Digital) :: 10-20-2008 02:59 :: rohit khandelwal :: Replies: 0 :: Views: 563
When I am using cadence virtuoso and print the operating point of the MOS device, I notice that there are several different capacitors
For example, Cgg, Cgd, Cgs and Cgb.
What do these mean?
Why some of them are nagetive? And seems that
Cgg=Cgd+Cgs+Cgb no matter the polarity of the values.
Can anybody give me some explanation plea
Analog Circuit Design :: 10-23-2008 09:32 :: Beardolphinaries :: Replies: 3 :: Views: 4785
Hi Can anyone give link to download cadence virtuoso? plsss
Software Problems, Hints and Reviews :: 12-05-2008 11:27 :: kumarghz :: Replies: 1 :: Views: 9806
Is there any way I can plot Total Harmonic Distortion of the output vs. the input voltage or current or power in the cadence virtuoso environment?
What I have managed to do so far is to calculate the harmonic distortion for a given input via a transient analysis and by using the thd special function in the calculator. I was wo
Analog Circuit Design :: 05-25-2009 08:32 :: saruman1983 :: Replies: 1 :: Views: 2506
to the best of my knowledge, yes. refer to the documentation on cadence hierarchy editor for more information.
Analog IC Design and Layout :: 06-15-2009 09:26 :: oermens :: Replies: 5 :: Views: 3753
I'm new to cadence virtuoso and I have a question that might seem trivial.
Is it possible to set input as my own custom waveform to the circuit when simulating? If so how?
Analog IC Design and Layout :: 07-11-2009 15:48 :: Boo025 :: Replies: 1 :: Views: 1221
I don't know how to sweep the w over L ratio and couldn't find any relevant info on the web...whlinfei
Find here a cadence tutorial about parametric simulation:
Analog IC Design and Layout :: 07-23-2009 10:41 :: erikl :: Replies: 4 :: Views: 3857
I used cadence virtuoso layout editor and set display X/Y snap spacing to 0.01. However, while I tried to draw rectangular layers, I could not draw what I want. It seems that snap is much bigger than 0.01, so I either get huge rectangular or nothing. How can I set to draw any size or rectangular with 0.01 as step?
Thanks a lot,
Analog IC Design and Layout :: 08-13-2009 23:13 :: coffeelox :: Replies: 11 :: Views: 3891
anybody can tell me how to calculate the power analysis of circuits using cadence virtuoso. give the procedure and steps, both ac and dc analysis.
ASIC Design Methodologies and Tools (Digital) :: 10-23-2009 02:04 :: u.saravanan :: Replies: 4 :: Views: 3515
I'm doing the layout of a low noise differential amplifier using cadence virtuoso XL tool.
I've just realize that, for better matching, I want to split the input transistors in two so that I can use a common centroid technique. I've just splitted the transistors on the schematic view but I don't know how to update this change on the
Analog IC Design and Layout :: 11-05-2009 05:15 :: pinifrancesco :: Replies: 1 :: Views: 1340
Has anybody used cadence virtuoso Schematic, which is mainly for IC design, to draw schematics, import the netlist with Allegro, and do PCB layout in Allegro? How was the experience with this flow?
PCB Routing Schematic Layout software and Simulation :: 12-04-2009 17:46 :: kentauta :: Replies: 0 :: Views: 1046
can anyone guide me on how to attach a word document to schematic designed in cadence virtuoso icfb
Not just with one click, but it can be done:
plot the schematic to a PostScript file (e.g. schem.ps) - this is the standard file format for plotting to a file
convert your .doc into a .pdf (e.g. doc.
Analog Circuit Design :: 12-16-2009 08:35 :: erikl :: Replies: 4 :: Views: 672
How to draw a round spiral inductor in cadence virtuoso?
Electromagnetic Design and Simulation :: 01-06-2010 00:35 :: hmsheng :: Replies: 0 :: Views: 1254