Search Engine www.edaboard.com

Charge Sharing

Add Question

29 Threads found on edaboard.com: Charge Sharing
it can not charge from the ups. use a external charger for high a/h battery.
if there is not a unit gain opamp, voltage of node N1 and N2 would not change too much , so charge sharing is not terrible. N1 and N2 are floating up to the supply rails minus current source saturation voltage, the parasitic charge transferred to the loop capacitor might be "terrible" enough, CS saturation possibly causes addition
Hi, In charge pumps to remove charge sharing a unity gain opamp is used. Again to minise current mismatch or increase resistance of current sources, a servo opamp can be used as shown in razavi books. I want to know which method is more helpful in minimising spurs? I have power constaraint and want to use only one
Hi Guys, I have been struggling with this issue for a while and cant seem to find a definitive reliable solution to what would seem like a common problem. I basically have a GSM module that will operate between 3.4 - 3.8V. I also have a Li-ION charger IC that will charge up a 3.7V 1000 mAh Li-ION Battery for me. Question is how do i connec
Hi, Please see the attachment. This is the state at t=0 with C1 initially charged to Q and C2 to Q- ΔQ. Where, Q=C1*V=C2*V. 75377 My question is what will be the amount of charge in each of the capacitors after charge sharing.
Dear all, Could anyone clarify what are the losses related to flying/output capacitors in a Switched-Capacitor DC-DC converter? As far I have studied there are three losses: 1. charge sharing loss 2. Charging and discharging loss 3. Capacitor bottom/top- plate loss. I am just confused about the first two loss components - whether th
I am reading "Digital Integrated Circuits" by Jan Rabaey. I have a doubt in charge sharing in digital CMOS design. Here's the In here the output is initially charged to Vdd. Now B=0 and A makes a transition from 0 t
what will be voltage if its ideal condition? 0 Volts. In ideal condition uncharged capacitor will be like a short circuit. Except C3. 0.8V will stays. :-D
i design a cap type charge sharing sar adc , it needs to be dischage when each conversion cycle. please see the pic show as below , the node vx=0 when sampling mode , and it is pull down by N3. but when the hode mode , the N3 should be disable. but , since the vx will be negative voltage , the MOS N3 body diode will flow to have a leakage
It might influence. Input capacitance of amplifier might have charge sharing with switched capacitors.
You can use capacitor with charge sharing for DAC.
"When reducing the gate length of an MOS transistor, the depletion regions around the source and drain have also to be reduced, to avoid effects such as charge sharing and punchthrough. To scale down the depletion regions, the doping oncentration of the substrate can be increased and the biases applied (i.e. the supply voltage) can be reduced. The
Hi All, I remember during my phone interview, I was asked about charge sharing: 1) What it is (the interviewer was referring to charge sharing in Dynamic logic) 2) What are its advantages and disadvantages ? -- I was unable to talk about its advantages. Any ideas ? TIA.
I want your suggestions and ideas to assure fast charge for the 2 Li-ion batteries, i guess that i have to use a microcontroller Be generous and help me with that please..ThanksWhat sort of help do you expect? Cheers
well you are doing load sharing by the sounds of it. there are special controllers made for you. your converters, though bot 28V.......they will not BOTH be ABSOLUTELY 28.00000000V. They will be different...and each will charge up its output cap to different voltage..and when you change over....SURGE AWAY!!!!!!!!!!!!!! You must make it
Hi all, I have doubt related to static CMOS circuits: Do we have the charge sharing and charge leakage problems in Static CMOS circuits ?? If yes,how ? If no, why ? Thanks, Sp3
hi everybody, Can i know wat is " charge sharing"?
what are the advantages of using a unity gain buffer in the architecture of the charge pump in PLL tahnks in advance
this is quite a common question asked in many interviews.There are two capacitors C.Intially one capacitor is charged to V volts while the other is at zero t=0,a switch connects both of them in parallel.Due to charge sharing the voltage at the node connecting both of the transistors become V/2 volts.Now the question is
Dear Dude, Cross talk is an SI issue,occurs due to placement of wires close to each , like sharing((like mingling or crossing the potential charge) the charge b/w two wires, becos of formation of (like coupling)coupling capacitor b/w these wires . because of this there will be a disturbance or affect called as interference b/w these wires (...)
hi all, Does charge sharing in a charge pump affects the PLL jitter? Is there is any relation between the PLL jitter and charge sharing? pls reply Thanks & Regards SavithRu
"charge sharing" Can you explain your question more exactly? Regards, SAZ
A charge Pump often use a opamp to eleminate charge sharing. so, what is the relationship between the opam Unit Gain BandWidth and PLL Loop Bandwidth(closed loop -3db)? Thanks.
Would anyone please provide some materials that talk about the charge sharing and bootstrapping in a charge pump? Journal papers, books? Thank you.
hi i have a simple question in charge pumps: what is the role of the unity gain amplifiers when using differential charge pumps?
Which is the difference between paralleling bipolar transistors using emitter resistors without base resistors or base resistors without emitter resistors? I'm designing a psu with 13,8V@25A that will power my HF radio plus charge a 13,8V 45Ah car wet battery, so what configuration should I use? Positive regulation or negative regulation?
If you have a capacitor charged to a voltage v1 then you connect another capacitor in parellel, which is charged to a voltage v2 then some charge from the capacitor charged to high voltage go to other capacitor and now , voltage across both those capacitor is v3, which is in between v1 and v2. this phinominon is (...)
You can use a pMOS and an nMOS transistor (minimum size) in parallel as a transmission gate switch. You can read about it on the internet. just Google. There will be charge-sharing problems, the solutions to which can also be found in text-books. I remember helping someone on the same topic; You can also use a voltage variable resistor with v
dll can used to acheive a quicker lock with the input.i have another question ,what is the main cause of jitter in a DLL.since in a DLL there is no VCO unlike a PLL,i believe the main causes should be the charge pump current mismatch and also the pfd charge injection and charge sharing phenomenon.correct me if iam wrong. (...)


Last searching phrases:

spi bus | avr pcb | ber and snr | well tie | gsm usb | run lvs | avr gsm | pad name | avr 12v | avr 12v