Search Engine www.edaboard.com

Cordic Fpga

Add Question

1000 Threads found on edaboard.com: Cordic Fpga
An interesting cordic paper:
Hi all, I need help on how to implement LOGRITHMIC in fpga without using cordic. I thought of a very crude method of having a rough look up table method and then using Newton Raphsons Method to approximate the values....... does someone have a better idea which also occupies lesser logic . Aircraft Maniac
Hello all, Can sqrt(x) realized by cordic in fpga, or can power(x,n) be realized by cordic? Regards, Davy Zhu
Sure. Check h**p://www.andraka.com. It has very nice explanations on cordic implementation for fpga. Ace-X.
hi, can anybody give me idea about algorithmic acceleration using fpga , or cordic algorithm using fpga:?: thanx.....
i need fast mul using adder with cordic algorithm in fpga.
Hallow, I need for finiche my these by title:"fpga implimention of Qam modem with cordic" , i need a code source for FIR and DAC, thanks
Hi ! cordic alghorithem is an interactive process to performe elementary arithmetic functions like sin, cos, arctg You can find some docs here ?A survey of cordic algorithms for fpga based computers,? Good luck, Bart
You can use a look-up table or a cordic algorithm. Try a search also in this forum. If you use @ltera they have an evaluation macro that implements cordic in serial or parallel way. Bye
Thanks in advanced! Frequency minimum = 70 MHZ RTL code sample Xilinx fpga VII 6000 -4 Thanks again Check out * Xilinx Core Generator * cordic algorithms on Google e.g.
At this link: you will find intersting stuff on cordic and fpga. This is a a doc on " fpga Implementation of Sine and Cosine Generators Using the cordic..." Regards, --rs
A survey of cordic algorithms for fpga based computers
How can I find a good book for cordic algorithm Thank in advance
hi all i would like to implement following formula on xilinx fpga A=(Sqrt(x^2+y^2)*Sqrt(z^2+t^2))/(Sqrt(k^2+H^2)*Sqrt(L^2+M^2)) B=- i know i can implement Sqrt and Arctan or even sin , ... by implementing cordic block,but i feel there is better way to do it. how i can implement exactl
OK! Sine and cosine generation is an old problem, usually solved using look up tables, specially when the frequency of sine and cosine waves are fixed. if the frequency is variable and you should compute a different sine or cosine value each time, then you should compute it and as our friends say cordic can do the work. As you know Xilinx provid
see following book : "DSP with fpga" as comment , cordic unit have 3 modes,circular,linear and hyperbolic.this depends on how u initialize ur parameters in unit(i.e. m=-1 or m=0 or m=1) in circular mode u can calculate square root .....(see relevant articles) GoodLuck
I thought the stages in SDR were: 1.Convert RF to IF. 2.ADC 3.DDC (look at redriver), LPF 4. IQ demodulation using cordic or some sort of LUT. you should look at gnuradio that would give a more detailed description.
hi, Can any one answer my following questions: 1- How can I find fpga implementation of arcsin() and do you know any references? 2- In MATLAB, how MathWork implement the arcsin() function do you know its algorithm? regards Dear Mr. I have same problem with you now, I need to calculate the ar
hi, anyone can give me idea about algorithemic accelaration using fpga:?: argently needed about this.....
cordic algorithm is used to find sin/cos values in Hardware design. Often look up tables are also used. Kr, Avi
Hi, see the attachments on cordic used in Micro processor and basic cordic structures for fpga implementation
Hello. I am not too experienced with fpga, but in a new project I feel there are no way around. I use a Blackfin DSP (ADSP-BF533) running at 500MHz, and need to equip it with hardware acceleration for geometry functions (cordic). My thoughts are wiring up the fpga (a Xilinx Spartan-3, XC3S1000) on the Blackfin data/address bus, where (...)
Hi guys, I have a problem when implement the cordic, I use cordic to geneartor triangle value from in DDS design and I use parallel strucuture and therefore, there is a very big delay because of cordic iterative. However, we must have run the DDS at 100MHz, as the long data path of CODIC(propagation time is 37.952 ns), only 26.3
I am doing my project on fft implementation using cordic algorithm......when we put it for synthesies its taking 12-15 hours to pls tell me wats the problem......the problem will be with our code or something else........
I am trying to implement Arcsine function using cordic methods. I am following the method given in "A surevey of cordic algorithms for fpga based computers" by Ray Andraka. (paper attached). For the method described, I tried using x0 = 1 (since the paper says we start with a unit vector on x axis), y0 = 0, and z0 = 0. I am getting an (...)
we can compute e^(-jw) this way; e^(-jw) = cosw - u see j's coefficient is sinw. And there is many way for computation sinus and cosinus. One way is cordic algorithm.
Check for cordic Algorithm... It helps you to implement exponantial functions. implementation of cordic is quite simple, I think...
Instead using cordic generate sin wave with DDS. Then during input signal change change the phase of the sine wave by reading from different location. This works. I've done this. vhdl4u gmail com
There's some code involved like CIC filter, FIR filter, IIR filter ,cordic algorithm and FFT in the book "Digital Signal Processing with Field Programmable Gate Arrays".Hope it would be helpful.
Hey, guys! I have been written the PMSM controller these days , and have to implement the space vector PWM /Field oriented control algorithm on fpga. It's said that some modules of SVPWM could be implemented through cordic algorithm, like Park transform and Clark transform.Has anybody ever been involved with the algorithm implementation on (...)
i m using 512 point FFT IP core in V6 fpga to calculate the frequency of the input signal, i m getting the correct peak and amplitude for the same . the peak's real and imaginary value i have to give to the cordic ip core(atan) to get the phase of the input signal . the input to the fft is a 10 bit samples from adc in 2's complement format the ou
I read about FFT . there are several ways. Pipeline, Radix, cordic ... But i want a good comparison between them.
hi, can u plz help me for implementing cordic algorithm for trignometric functions using vhdl? tanx
Hello Dears Does anyone implement "arcCos(x)" function by cordic? I did it by Taylor series, but I don't know how to do it by cordic. Regards Mostafa
I need some help in documentation of cordic algorithm....can anyone please suggest me from where should i get some tutorials and documents where cordic algorithm are clearly explained
Hi,I have implemented radix2/4 & split radix FFT algorithm without using cordic.They are running fine...o/p is coming but the problem is that the code is non make that code synthesizable i have to implement cordic and need to interface it with the FFT code.I read few documents about cordic and able to undersatnd its part...among al
hello i want to implement a 2D DCT on fpga i have little experience working with complex implementations as such i did some reasearch and was wondering what is the difference between several implementation methods in speed and efficiency for 2D DCT does anybody know what's better to use to calculate the cosine values and avoid much floating poi
Ok, I see the problem: zi = zi - cordic_iter; xi = xi - (yi / 2.0**i);//cos yi = yi + (xi / 2.0**i);//sin In the third line you are using the new value for xi, it should be the old value.
I am not familiar with ASIC design flow, maybe somebody else can give some valuable comments.... For fpga design, what I have used synthesis tools(only to synthesis VHDL code): Synplicity Synplify > Synopsys fpga Compiler II > Mentor Leonardo Exemplar It is only my personal opinion...
In the next months i have to migrate a fpga VirtexII VHDL design (near to million gates) to ASIC. In the original design i use a classic fpga flow using as main tools Synplify+Amplfy+Modelsim, but i think boundary conditions,timing constraints and layout (even synthesis) in ASIC will be very different and other flow and considerations will be us
Hi friendz, Here is a very good link of publications on various fpga Technologies by Dr.Jonathan Rose.Njoy the great stuff..... Regards - satya ======================================= "Talent does what it can; genius does what it must." - Edward George Bulwer-Lytton (1803-1873) ==
Hi fpga CPU Links 1. -> t tnx
The practical Xilinx Designer Lab book by "Dave Van den Bout" from prentice hall is a very good starting point for beginners in fpga field. In this book two proto boards from XESS Corporation are described with schematics etc. - XS40 board for Xilinx fpga XC4005XL and XS95 for Xilinx XC95108 CPLD. The s/w for this boards are free and can be downed
Hi, I want to built a test evulation board for fpga from xilinx the idea is to built this simple JTAG Programmer in a test board and use IMpact software to download the code . IMpact software are integ
How to convert the fpga to asic quickly, smoothly, and efficiently? Thx in advance.
Anybody know of a good application note or enginners note for porting an existing ASIC netlist to xilinx fpga? :o
I am not sure if this link has been posted already, but another fpga and ASIC course can be found
Hi, can anyone give me some good references/links/books for information on designing systems that consist of a CPU core, with functionality implemented around the CPU (such as ethernet controller, hard disc controller), that are implemented on an fpga. I am unsure of the number of macrocells a typical fpga has, and the macrocells required to imp
Already have fpga compiler, why need Design Compiler (DC)? what is differences ?