Search Engine www.edaboard.com

Counter Transition

Add Question

11 Threads found on edaboard.com: Counter Transition
I am wondering how to draw a state transition diagram for a two bit counter with the same reset capabilities of a register. I am also wondering if this reset signal is asynchronous what does this change about the output function and is it a Mealy Machine?
This implies that by counting constant consecutive samples we can determine if a constant value is LONG (6 samples) or SHORT (3 samples). This can be done using a shift register of 1 bit (FF). For initialization purposes, we have to wait for the first transition. Then we increase a counter until the value changes. Compare the
O.K., I see your point. Due to the single bit transition, the receiver is either sampling the previous or the new counter value (after synchronization) but never a different one. So he can't get a wrong counter value. Sorry for causing confusion. Thanks!
You're lucky I wasn't the first one to reply to this post...I would have given you the following code: Well, he got me at prime numbers. And then lost me again when showing a picture that has nothing to do at all with prime numbers. Just a regular boring down counter with no relation whatsoever to prime num
Hi everyone this is a counter i made F,b,a,9,8,7,6,5,4,3,2,1,0,F,b... i intend to make a counter which i s b,a,9,8,7,6,5,4,3,2,1,0,b,a,9,8,7,6,5,4,3,2,1,0,b i need to remove the F, how do i do this. here is the circuit..can someone help me to fix this...thank attaching the multisim file for editing.
Welcome to the real world.(of concurrency) what is the condition on which you want separate the two data streams? e.g. if you want to separate them on each clock edge... you can have a bit counter (a T flop) and use its output as select line to a 2:1 multiplexer. At every odd transition you can separate the data. else just connect your sign
Is there any counter which counts the every transition of a clock pulse? For example when the pulse is high, the counter counts one, and when it goes low, it increments it by one again. This means that for one complete cycle, counter counts two. Is it possible? If such type of counter is not available then (...)
2) Not on the vanilla 8051, but on 8052 and its derivatives the Timer2 input on P1.0 - set Timer2 as counter and preset it so that a single transition would roll it over and trigger an interrupt. OK this is a trick and no other pin can be used like this, but your question was "any other than P3" and this is "any other" isn't it... :-D wek
If you want your counter to advance by one state each time you push the button, all you need is a switch debouncer (Google). counters don't need a complete clock cycle. They only need a transition in the proper direction (e.g., from 0 to 1).
The best way is detect the fall transition with a fall detector, start to count whit a clock 16x respect your baud rate and when your counter is 8 then sample the state of the line, if you detect zero then you have a real start bit otherwise your fall edge was a spike. if you detect a start bit you can sample the data every 16 times with the clock
Hi, Your design seems to work ... But after the first display of the counter value, the only way to restart the count is to set sw to 0. If not, your state machine "decide" will stay at 11 state. To help you in debugging, draw your state machine and check that you did not forget any transition between states, and that all states are defined.