Search Engine www.edaboard.com

Cpld Library

Add Question

8 Threads found on edaboard.com: Cpld Library
Hi friends, hop u r ok, I have a problem with this QPSK code : library IEEE; use IEEE.std_logic_1164.all; -- defines std_logic types use IEEE.STD_LOGIC_ARITH.all; use IEEE.STD_LOGIC_UNSIGNED.all; entity Sinus is port ( CLK : in STD_LOGIC; --INFA: in std_logic; -- --INFB: in std_logic; --OUTP: o
I can put 6E-1/20e-9 into a register, and divide a register by a register which can be compiled, but uses a huge amount of cpld resources after quartus automatically infers a divider from the megafunction library. You mean you convert the real factor to an unsigned number and divide it by the measured number of clock cycles? That's
I have a rotary encoder write in VHDL but this code does not work in real cpld , output port led do not show any increase in number! library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity left_right_leds is Port ( led : out unsigned(7 downto 0);
hi, i would like to find out what is the max operating frequency for a counter module in the Lattice cpld/FPGA library ? which model has the fastest counter module available ?
lists schematic symbols of Xilinx Virtex and Spartan FPGA, cpld and other complex components for the OrCAD (R) schematic capture tools. Each symbol or family of symbols is provided in an .olb library. The list of components is constantly expanding. Large schematic symbols have multiple components with pins logically grouped by f
HI I have a coolrunner 2 development board. Dividing the clock was easy, I now have 90Hz clock, but the darn buttons just will not be debounced. I have the VHDL code to debounce a MAX FPGA, and the code makes sense, 4 bit shift registry. It compiles but just wont work. I need a help to debounce my push buttons in VHDL for this cpld. If any one co
hello guys i am a fresher in this field i wanted to learn about FPGA & cplds. i got book regarding FPGA and cpld. But it dosen't contain how to configur it .can any one help me regarding this. and also plz tell me the tools for that
I have not been able to find a library with any of the more recent Lattice cplds for Eagle anywhere on the Internet. Anyone have one or know hwere to get one?