Search Engine **www.edaboard.com**

42 Threads found on edaboard.com: **Decimal Vhdl**

You shouldn't expect others to do your homework, but help is surely available.
First step would be a clear specification. You can design a divider to give fractional result bits (bits right of the **decimal** point), however this has nothing to do with floating point number representation. Floating point involves an exponent, showing how many bit po

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-02-2017 08:57 :: FvM :: Replies: **1** :: Views: **449**

HI,
I have a 14-bit data that is fed from FPGA in **vhdl**, The NIos II processor reads the 14-bit data from FPGA and do some processing tasks, where Nios II system is programmed in C code
The 14-bit data can be positive, zero or negative. In Altera compiler, I can only define the data to be 8,16 or 32

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-28-2015 11:57 :: wannaknow :: Replies: **4** :: Views: **857**

Yes.
range indeces are in **decimal** by default, so 001000010000 is 10 billion, 10 thousand. Not the binary form (this is larger than the range of integer). You need to format the number with:
2#00100001000# to make it a binary representation of an integer (or 16#208# if you want hex)
and I think the error comes from using the to_integer function -

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-06-2015 13:01 :: TrickyDicky :: Replies: **5** :: Views: **889**

I have some real numbers like 9.123472e+002.
I need to print these to a file after converting them to normal **decimal** number representation from scientific representation like in this example I want to write 912.3472 to the file instead of writing 9.123472e+002.
Any idea how to do this in **vhdl**? Any library functions to do this job?

ASIC Design Methodologies and Tools (Digital) :: 08-12-2014 11:28 :: raghava216 :: Replies: **6** :: Views: **1020**

Who can you please tell me how to order the BASYS 2 **decimal** point ?Please

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-29-2014 15:47 :: boby251991 :: Replies: **3** :: Views: **738**

You are not doing binary to **decimal** conversion, the output is still Binary. You are taking the absolute value of the vector.
what input does the dac expect? Signed binary or offset unsigned binary?

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-19-2014 15:48 :: TrickyDicky :: Replies: **12** :: Views: **6163**

Hi Manasi,
The same way You can broken the input BCD value into chunks of 4 and represent it in **decimal**.
Once you broken the BCD value into 4 bit of chunks, it will contains values from "0000" to "1001", means in **decimal** it is from 0 to 9.
Can you specify the input and output ports for your design, with number of bits ?

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-21-2013 06:05 :: imbichie :: Replies: **11** :: Views: **650**

Hi,
How to convert integer value into **decimal** in **vhdl**.
I am trying to use conv_std _logic _vector
But I am getting some error like below:
Undefined symbol 'conv_std_logic_vector'.
conv_std_logic_vector: Undefined symbol (last report in this block)
How can I solve the problem?.
Regards
xilinx1001

ASIC Design Methodologies and Tools (Digital) :: 06-14-2013 16:18 :: xilinx1001 :: Replies: **1** :: Views: **682**

Hi dear friends,
Can anybody help me about this calculation (showns below) in **vhdl**. Otherwise, I will become such an insane.
Xn+1 = 4*Xn*(1-Xn) Xn+1 is a new value and Xn is past. Xn will always be in the range of 0< Xn< 1. Xn is float number with 10 **decimal** point. inital value of Xn is 0.25.
So how can I obtain a suitable code fo

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-11-2013 08:26 :: hitx :: Replies: **8** :: Views: **750**

With a good scaling factor, you can get rid of the **decimal**s (between 0 and 1). And as FvM suggests, if it is your intention to make your functions synthesizable, 8 bit resolution might be on the low side, but 16 bit video is already on the high side.
Maybe some food for thought: how is your outside world communicating with your FPGA? I doubt if it

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-29-2012 09:56 :: lucbra :: Replies: **11** :: Views: **8992**

Hi everybody,
I am trying to test out my chip's functionality on **vhdl** before going ahead. I wanted to know how to simulate **decimal** point delays like:
s <= d after 1.54 ns;
**vhdl** treats that as 2 ns delay. I want to know how to make the compiler simulate **decimal** point delays.
Any help appreciated.
Thanks.

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-25-2012 00:16 :: n_sanjay_n :: Replies: **1** :: Views: **490**

We would prefer a slightly clearer question. What is the relation of **decimal** <> real number <> 2 bit <> std_logic_vector ???

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-18-2012 14:20 :: FvM :: Replies: **6** :: Views: **688**

I am trying to write the **vhdl** code for a Timing Genarator Chip :
in the **vhdl** code i have to incorporate a code for the 16 Bit BCD(Binary Coded **decimal**) Counter i.e. 4 Decades , i tried a lot but unable to figure it out how to get it working...
as the 16 bit BCD counter can count from 0 to 9999 ,for the first 9 clock pulses i can easily cre

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-24-2012 09:02 :: beast_boy :: Replies: **5** :: Views: **9780**

On real hardware there is no such thing as **decimal**. All numbers are binary. In **vhdl** you can compare arrays to **decimal** values just so its easy to read.
You can split up any array by indexing the bits:
if din(1 downto 0) > 1 then
..
elsif din(3 downto 2) > 1 then
etc.
You need to use the numeric_std package to convert the input to (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-31-2012 11:24 :: TrickyDicky :: Replies: **13** :: Views: **2821**

i would say represent 0.390625 in binary
in binary it is 0.011001
Now look at the bits to the right of the point. It is 011001 which is 25 in **decimal**
Now look at the binary point and count the number of shifts that you need to make to go from 0.11001 to 011001.0. You need 6 right shifts which mean you divide by 64
So that is all.

ASIC Design Methodologies and Tools (Digital) :: 03-16-2012 02:52 :: tariq786 :: Replies: **3** :: Views: **709**

Obviously, you can only feed back 8 bits of the result. You have to decide about the intended adder behaviour. It can be either wrap around (simply ignoring the two most significant bits) or saturation, limiting the result to 255 (**decimal**).

ASIC Design Methodologies and Tools (Digital) :: 01-15-2012 22:50 :: FvM :: Replies: **1** :: Views: **1096**

The weight of the lowest fractional bit is 1/16 or 0.0625, so you would need four display digits to represent it exactly. If this is what you want, you can multiply with 625 and convert to **decimal**. Or just use a look-up table of intended representations with your selected width, as TrickyDicky suggested.

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-19-2011 08:12 :: FvM :: Replies: **9** :: Views: **4116**

firstly, you should read up a small amount about floating point implementations. In the end, I suggest using a fixed point implementation instead. This is where a **decimal** point is added. eg, 110010.11 -- a 6.2 fixed point. Math is done as normal, but the **decimal** point is tracked. eg a 6.2 fixed point, multiplied by 1/4 would simply be a 4.4 fi

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-06-2011 03:10 :: permute :: Replies: **30** :: Views: **9396**

your title and your question in the post are 2 different things.
Elexan has anwered your question in the post.
But for the question in the title - std_logic_vector is not a number, so you have to type convert via the unsigned or signed type to get a std_logic_vector. My main question is why do you want to assign a **decimal** number to a std_logi

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-27-2011 17:45 :: TrickyDicky :: Replies: **3** :: Views: **8757**

sometimes you can use as --*****************************
entity **decimal** is
Port ( clk : in STD_LOGIC;
res : in STD_LOGIC;
cnt : out STD_LOGIC_vector(0 to 5));
end **decimal**;
architecture Behavioral of **decimal** is
signal cnt_s : std_logic_vector(0 to 5);
begin
SM : process (Clk) (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-03-2011 10:05 :: treqer :: Replies: **11** :: Views: **29450**

these are based integers
these are literals of **vhdl**
e.g. **decimal** integers: 1 42 153_1203
Based integers: 2#1_0010# 16#F001D#
Characters: ’0’ ’1’ ’X’
Strings: "101011" "XXXXXX"
Bit string literals: B"1001_0101" X"95"
mean "10010101"
Underscores added for readability are ignored

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-14-2011 10:22 :: ckshivaram :: Replies: **4** :: Views: **720**

hi can any one help me how to convert **decimal** values into 8 bit binary number. **decimal** values are actually the image pixel values arranged in matrix form in text file. using **vhdl**.

ASIC Design Methodologies and Tools (Digital) :: 05-25-2011 08:45 :: chitra ranganath :: Replies: **1** :: Views: **1183**

a true WTF is that they needed to represent the value 'zero' in hex rather than **decimal**. (Unless this was just one row in a bunch, and all the other rows actually made sense to be hex: 16#4#, 16#8#, 16#C#, 16#F#, etc.)

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-11-2011 05:32 :: TA37 :: Replies: **8** :: Views: **4362**

my input is of format -6.5 or 10.55
Very unlikely, that's just a **decimal** number string.
Real is a **vhdl** type available for compile time calculations and simulation. It's not synthesizable.
Standard **vhdl** libraries are providing only integer numbers (unsigned and signed).
In addition, there are proposed IEEE libraries for fixe

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-26-2011 10:44 :: FvM :: Replies: **1** :: Views: **828**

i am trying to implement pi and pid controller on fpga using **vhdl** programming and i am finding it difficult to use ki, kp and kd values which are **decimal** or real in nature.
i understand that **vhdl** is strongly typed language and it does not accept ordinar conventional type transformations. so i need some feeds on this. thankyou.

Power Electronics :: 07-13-2010 09:47 :: chunduri balaji tilak :: Replies: **0** :: Views: **1586**

Hello
1- No one is going to "draw" the code for you.
2- concerning the 4 leds problem, for any multiplier it is very common to just neglect half of the bits(or less) in the result register.
For example 1011)binary * 0010)binary which is 11x2 in **decimal** the exact result should be 00010110, now we can either throw the most 4-bits or the least

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-27-2010 20:28 :: sameh_yassin99 :: Replies: **3** :: Views: **3511**

So the value will always be between 0 and 1 and I require upto 3 **decimal** places.
Binary arithmetic doesn't know **decimal** places. You have to choose a suitable representation for the result first. My suggestion
would be a binary fixed point format with a factor of 2**10. It can be easily achieved by extending the numerator to 34 bit

ASIC Design Methodologies and Tools (Digital) :: 03-27-2010 16:25 :: FvM :: Replies: **2** :: Views: **1849**

FPGA do not have support for REAL numbers, you must make a compromise. If you have only 2 **decimal** values, you can save the value x 100 in the lookup table, for that, you need to create a memory type, and put the values as constants.
Take a look at this for an example:
Lookup table can be a ROM :)

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-07-2009 19:29 :: farhada :: Replies: **1** :: Views: **2406**

hi,
sir, i'm working on DA-FIR filter generation using sysgen. i want to design a LUT for the same . so i am using **vhdl** code to design the LUT. i have designed the FIR filter. so i'm getting the coefficients form it . there are real numbers.. eg: 0.27656, -0.0984,... so initially i have to convert these to 8-bit binary digits. then depending o

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-24-2009 05:50 :: shreeharshakg :: Replies: **0** :: Views: **1348**

how to design a ieee-754 to **decimal** converter using **vhdl**....
please help me out by giving a synthesizable code...........

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-16-2009 07:48 :: rahulprajesh :: Replies: **0** :: Views: **1824**

hi can anybody give me **vhdl** code for binary to **decimal**
or binary to RR-4 no system
if you want your **decimal** only in integer type, then there is a builtin function
conv_interger();

ASIC Design Methodologies and Tools (Digital) :: 12-09-2007 17:47 :: mpatel :: Replies: **1** :: Views: **4309**

i began digital design. i need some good digital design simulation software for simple designs for now ( like bcd to **decimal** decoder using 74138 and 7404 and 7421 )
i need your advices and cooments :D
thanx

ASIC Design Methodologies and Tools (Digital) :: 11-03-2007 10:17 :: aersoy :: Replies: **6** :: Views: **1184**

Is this a student project for learning digital design?
Are you inputting and outputting **decimal** integers, fractions, hex, or what?
How many digits input and output?
What type of hardware chips are you allowed to use?
Wiring up TTL/CMOS chips could be torture. How about implementing your logic in an FPGA, using Verilog or **vhdl**?

Elementary Electronic Questions :: 07-09-2007 12:26 :: echo47 :: Replies: **12** :: Views: **1218**

Hi Everyone, currently i'm doing a final year project. I'm having a problem on the output signal. My It2 doesnt seems to haf clk, it's just gif an output of 0(**decimal**) all the way. Not like Xr2 or Xi2. The following is my Main program and test bench.
The filter is generated from GEN Core. It's a DA FIR 32 tap filter. I dont know where went wrong.

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-06-2007 07:35 :: YenYu :: Replies: **0** :: Views: **1060**

hi all,
i feel it is very silly question but it is my first trial ever to write a **vhdl** code so please help me
how can i write **decimal** numbers in **vhdl**??i.e 1.2 when i wrote it in binary form **vhdl** can't understand it
any help???

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-15-2007 11:01 :: NoHa111 :: Replies: **2** :: Views: **1472**

I would do this in Verilog. Verilog doesn't have any fractional data types, so I would simply remember where I put the **decimal** point.
module top (a, b, y);
input signed a, b;
output signed y;
assign y = a * b;
endmodule

ASIC Design Methodologies and Tools (Digital) :: 01-02-2006 05:03 :: echo47 :: Replies: **8** :: Views: **2372**

Please help in displaying the output of 6-bit counter in **decimal** format instead of hexa**decimal** on the 2 seven segment displays of FPGA board.
Also **vhdl** code for the debounce of Virtex-II FPGA board from Insight IMPACT with clock speed of 100MHZ

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-12-2005 05:48 :: wsu :: Replies: **1** :: Views: **3836**

A strongly-typed programming language is one in which each type of data (such as integer, character, hexa**decimal**, packed **decimal**, and so forth) is predefined as part of the programming language and all constants or variables defined for a given program must be described with one of the data types.
An advantage of strong data typing is that it im

Elementary Electronic Questions :: 04-25-2005 06:15 :: icon :: Replies: **1** :: Views: **2314**

somebody help!
how to display an 26-bit binary digit in LED or LCD using **decimal** style.
in addition,the 26-bit binary digit is the output of an FPGA chip.
please tell me what should i do and how to describe it in **vhdl**?
thanks very much!!
i am waiting on line!

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-29-2005 06:18 :: bailibl :: Replies: **1** :: Views: **773**

I think you mean fixed point arithmetic? There are lots of references on google. There are no real or fractional data types in hardware. We simply represent it as an integer and declare the position the **decimal** point lies.

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-15-2005 12:58 :: checkmate :: Replies: **7** :: Views: **1913**

Hello Ahsan,
Yes, You can not do the direct **decimal** Multiplication in **vhdl**.
There are Two alternates for you,
1) You need to use functions to convert from **decimal** to Bit type and then follow the algorithms, I dont know what algorithms u use.
2) You need to follow the IEEE representation of the Floating Point Representation, for (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-18-2004 12:07 :: reddy :: Replies: **1** :: Views: **3933**

how can i convert modelsim waveform data into matlab,
and simulate it with matlab?
another question is how can i convert **decimal** fraction into binary,my purpose is multiple two **decimal** fraction and output it finally with fpga.

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-11-2004 09:29 :: junchaoguo51888 :: Replies: **2** :: Views: **4661**

Previous
1
Next

Last searching phrases:

ground cpw | sensor weight | phase margin gain margin | signal modeling | allegro format | vcs warning | fiber optics communication | serial port comunication | lamba | por design

ground cpw | sensor weight | phase margin gain margin | signal modeling | allegro format | vcs warning | fiber optics communication | serial port comunication | lamba | por design