Search Engine **www.edaboard.com**

1000 Threads found on edaboard.com: **Decimal Vhdl**

Hello Ahsan,
Yes, You can not do the direct **decimal** Multiplication in **vhdl**.
There are Two alternates for you,
1) You need to use functions to convert from **decimal** to Bit type and then follow the algorithms, I dont know what algorithms u use.
2) You need to follow the IEEE representation of the Floating Point Representation, for (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-18-2004 08:07 :: reddy :: Replies: **1** :: Views: **3235**

hi all,
i feel it is very silly question but it is my first trial ever to write a **vhdl** code so please help me
how can i write **decimal** numbers in **vhdl**??i.e 1.2 when i wrote it in binary form **vhdl** can't understand it
any help???

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-15-2007 06:01 :: NoHa111 :: Replies: **2** :: Views: **1077**

hi can anybody give me **vhdl** code for binary to **decimal**
or binary to RR-4 no system

ASIC Design Methodologies and Tools (Digital) :: 12-07-2007 06:53 :: ameed :: Replies: **1** :: Views: **3166**

hi can any one help me how to convert **decimal** values into 8 bit binary number. **decimal** values are actually the image pixel values arranged in matrix form in text file. using **vhdl**.

ASIC Design Methodologies and Tools (Digital) :: 05-25-2011 04:45 :: chitra ranganath :: Replies: **1** :: Views: **734**

Hi everybody,
I am trying to test out my chip's functionality on **vhdl** before going ahead. I wanted to know how to simulate **decimal** point delays like:
s <= d after 1.54 ns;
**vhdl** treats that as 2 ns delay. I want to know how to make the compiler simulate **decimal** point delays.
Any help appreciated.
Thanks.

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-24-2012 20:16 :: n_sanjay_n :: Replies: **1** :: Views: **269**

I want to convert the the output I get in TWO's complement form from a ADC to **decimal** form before I feed it into a DAC. I am know to do that matmatically but I am unbale to frame a logic in **vhdl**. Can someone help me with suggestions? Is there any suggestions for such conversion functions or packages?

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-19-2014 06:48 :: graphene :: Replies: **12** :: Views: **502**

I have some real numbers like 9.123472e+002.
I need to print these to a file after converting them to normal **decimal** number representation from scientific representation like in this example I want to write 912.3472 to the file instead of writing 9.123472e+002.
Any idea how to do this in **vhdl**? Any library functions to do this job?

ASIC Design Methodologies and Tools (Digital) :: 08-12-2014 07:28 :: raghava216 :: Replies: **6** :: Views: **262**

Hi,
I see you are trying to synthesize with XST an entity with 'real' ports... not good m8.
So what do you think the synthesizer will do? :?
Synthesizers don't support reals, at least XST doesn't, maybe Precision or Synplify can figure out how deep you want the port to be and constraint it to 32 bits... although I don't think so.
So

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-21-2004 04:20 :: maestor :: Replies: **8** :: Views: **2789**

I think you mean fixed point arithmetic? There are lots of references on google. There are no real or fractional data types in hardware. We simply represent it as an integer and declare the position the **decimal** point lies.

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-15-2005 07:58 :: checkmate :: Replies: **7** :: Views: **1591**

Please help in displaying the output of 6-bit counter in **decimal** format instead of hexa**decimal** on the 2 seven segment displays of FPGA board.
Also **vhdl** code for the debounce of Virtex-II FPGA board from Insight IMPACT with clock speed of 100MHZ

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-12-2005 01:48 :: wsu :: Replies: **1** :: Views: **3239**

SA Ahmad,
I must be missing something in your questions, since I find no problem in representing negative fractions in binary form and using 2's complements.
Regarding their representation and the matter of accuracy, you may prefer using this library found at:
Check the fixed_

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-22-2007 12:23 :: Ahmed Ragab :: Replies: **13** :: Views: **1158**

Hi,
I am new to **vhdl**. And I try to convert to verilog.
--
signal internalCNT, CNTupto, internalCNTaddr: std_logic_vector(11 downto 0);
type errorLOCtype is array (7 downto 0) of std_logic_vector(7 downto 0);
signal errorLOC: errorLOCtype;
........
........
.....
case errorLOC(conv_integer(internalCNT(1 downto 0) & '0'))(

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-14-2007 22:08 :: ankit12345 :: Replies: **4** :: Views: **2011**

Dear Sir,
I invented new methods for **decimal** to binary conversion etc. I want to implement that method in devices (About 20 new operations ) to get patent.I also wants to compare the time required to do the same by other best method.Can i go with FPGA? or any other?or with microcontrollers? WHat is the procedure and devices i needs to buy. Which

Microcontrollers :: 10-09-2007 05:15 :: Raghavendra L :: Replies: **5** :: Views: **841**

supposed an unsigned vector A_UNS which represent 4.3 in form q.r:
4 : represents 4-bit of the QUOTIENT
3 : represents 3-bit of the REMAINDER
for example:
**decimal** vector 9.125
is represented in binary as A_UNS="1001.001"
the simulator will show A_UNS as 73 =======> "1001001"b=73d
if I will apply grouping signal I may seperate the QUOTIENT

ASIC Design Methodologies and Tools (Digital) :: 11-19-2007 18:06 :: khaila :: Replies: **1** :: Views: **1094**

I'm a beginner with this program...anybody has a sample program with this,,,,it will serve as my guide....just a simple codes only...like adding 2bits binary or **decimal** digits .....thank you...

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-04-2007 21:58 :: ece9710 :: Replies: **7** :: Views: **911**

hello, you can use matlab which can help you to convert **decimal** integer to hex format and write into a file with the vendor needed format.
the matlab function: dec2hex can help you.
good luck.

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-14-2008 20:48 :: radar08 :: Replies: **2** :: Views: **1119**

You should have learned from the detailed answers to your question at other forums, that you have to implement the IEEE float format in your design, cause it's not provided by standard **vhdl** libraries. The complexity of your design depends on the intended **decimal** point options in **decimal** format, which hasn't been mentioned.
If you are (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-15-2009 06:59 :: FvM :: Replies: **3** :: Views: **3510**

how to design a ieee-754 to **decimal** converter using **vhdl**....
please help me out by giving a synthesizable code...........

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-16-2009 03:48 :: rahulprajesh :: Replies: **0** :: Views: **1433**

FPGA do not have support for REAL numbers, you must make a compromise. If you have only 2 **decimal** values, you can save the value x 100 in the lookup table, for that, you need to create a memory type, and put the values as constants.
Take a look at this for an example:
Lookup table can be a ROM :)

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-07-2009 14:29 :: farhada :: Replies: **1** :: Views: **2080**

Hi,
sir, i want to convert a **decimal** number ( eg : 0.256, -0.984, -1.25,..) to binary. can anybody please help me, how could this be done in **vhdl**.
thanking you,
sincerely,
shree

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-11-2009 02:29 :: shreeharshakg :: Replies: **9** :: Views: **2000**

Hello
1- No one is going to "draw" the code for you.
2- concerning the 4 leds problem, for any multiplier it is very common to just neglect half of the bits(or less) in the result register.
For example 1011)binary * 0010)binary which is 11x2 in **decimal** the exact result should be 00010110, now we can either throw the most 4-bits or the least

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-27-2010 16:28 :: sameh_yassin99 :: Replies: **3** :: Views: **2402**

So the value will always be between 0 and 1 and I require upto 3 **decimal** places.
Binary arithmetic doesn't know **decimal** places. You have to choose a suitable representation for the result first. My suggestion
would be a binary fixed point format with a factor of 2**10. It can be easily achieved by extending the numerator to 34 bit

ASIC Design Methodologies and Tools (Digital) :: 03-27-2010 12:25 :: FvM :: Replies: **2** :: Views: **1437**

i am trying to implement pi and pid controller on fpga using **vhdl** programming and i am finding it difficult to use ki, kp and kd values which are **decimal** or real in nature.
i understand that **vhdl** is strongly typed language and it does not accept ordinar conventional type transformations. so i need some feeds on this. thankyou.

Power Electronics :: 07-13-2010 05:47 :: chunduri balaji tilak :: Replies: **0** :: Views: **1156**

my input is of format -6.5 or 10.55
Very unlikely, that's just a **decimal** number string.
Real is a **vhdl** type available for compile time calculations and simulation. It's not synthesizable.
Standard **vhdl** libraries are providing only integer numbers (unsigned and signed).
In addition, there are proposed IEEE libraries for fixe

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-26-2011 05:44 :: FvM :: Replies: **1** :: Views: **585**

these are based integers
these are literals of **vhdl**
e.g. **decimal** integers: 1 42 153_1203
Based integers: 2#1_0010# 16#F001D#
Characters: ’0’ ’1’ ’X’
Strings: "101011" "XXXXXX"
Bit string literals: B"1001_0101" X"95"
mean "10010101"
Underscores added for readability are ignored

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-14-2011 06:22 :: ckshivaram :: Replies: **4** :: Views: **465**

Do you mean in simulation? Most simulators can display signed and unsigned signals as a waveform instead of hex, **decimal** and so on.

Digital Signal Processing :: 07-28-2011 04:55 :: FvM :: Replies: **19** :: Views: **2218**

your title and your question in the post are 2 different things.
Elexan has anwered your question in the post.
But for the question in the title - std_logic_vector is not a number, so you have to type convert via the unsigned or signed type to get a std_logic_vector. My main question is why do you want to assign a **decimal** number to a std_logi

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-27-2011 13:45 :: TrickyDicky :: Replies: **3** :: Views: **5542**

The weight of the lowest fractional bit is 1/16 or 0.0625, so you would need four display digits to represent it exactly. If this is what you want, you can multiply with 625 and convert to **decimal**. Or just use a look-up table of intended representations with your selected width, as TrickyDicky suggested.

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-19-2011 04:12 :: FvM :: Replies: **9** :: Views: **2250**

Hello,
I'm using the following division function in my **vhdl** code:
----------------------------------------------------------------
function divide (a : UNSIGNED; b : UNSIGNED) return UNSIGNED is
variable a1 : unsigned(a'length-1 downto 0):=a;
variable b1 : unsigned(b'length-1 downto 0):=b;
variable p1 : unsigned(b'length downto 0):= (

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-01-2012 07:25 :: shaiko :: Replies: **5** :: Views: **1088**

Obviously, you can only feed back 8 bits of the result. You have to decide about the intended adder behaviour. It can be either wrap around (simply ignoring the two most significant bits) or saturation, limiting the result to 255 (**decimal**).

ASIC Design Methodologies and Tools (Digital) :: 01-15-2012 17:50 :: FvM :: Replies: **1** :: Views: **800**

A testbench can process real data and convert it to fixed point as well. If you generate e.g sine waveforms in a testbench, they are originally real quantities, you always need to convert them to numbers understood by the design under test design.
There's however a point of chosing the best format for the data files to be read in by the test ben

Electronic Elementary Questions :: 02-05-2012 05:33 :: FvM :: Replies: **5** :: Views: **890**

My input is a 12bit value form a DAC output. (0..4095 in **decimal**) I'm using 4 seven segment display, where i willing to see voltage in this form: x.yyy where X is the integer part, yyy is the fraction. In Xilinx ISE, there is problems with fixed / floating points package, so i had to work with integer values only. (see my project in youtube for eas

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-28-2012 07:40 :: Kepsz :: Replies: **4** :: Views: **1101**

Hey Folks,
I'm having a rough time with my **vhdl**, I get so many errors all the time it's discouraging.
I like doing it but man, it's slow going. :(
Now my **vhdl** State machine isn't working.
I have to use case statements for this part of my LAB.
I'm trying to have a series of output ports go HIGH for a certain counter state.
So I have my Addr

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-05-2012 20:32 :: Gerry_robotics :: Replies: **5** :: Views: **691**

i would say represent 0.390625 in binary
in binary it is 0.011001
Now look at the bits to the right of the point. It is 011001 which is 25 in **decimal**
Now look at the binary point and count the number of shifts that you need to make to go from 0.11001 to 011001.0. You need 6 right shifts which mean you divide by 64
So that is all.

ASIC Design Methodologies and Tools (Digital) :: 03-15-2012 22:52 :: tariq786 :: Replies: **3** :: Views: **467**

Dear all ,
I am trying to build a comparator in **vhdl** for a 5-port router north port ,south , east ,west and local port to processing unit
I will have an input of 4 bits and these 4 bits will be compared with some x,y coordinates stored for each router's comparator. So lets say that the coordinates are x=1 and y=2 .
The coordinates show th

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-31-2012 06:33 :: tonionio :: Replies: **13** :: Views: **1969**

I am writing a **vhdl** code for a serial interface, now for the purpose of automation i will be writing a perl script or a C code saved as so that i will supply the **decimal** numbers to the script read from a file named data.txt and will generate the desired binary numbers and store them in another text file named **decimal**2bi

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-10-2012 01:36 :: beast_boy :: Replies: **1** :: Views: **675**

I am trying to write the **vhdl** code for a Timing Genarator Chip :
in the **vhdl** code i have to incorporate a code for the 16 Bit BCD(Binary Coded **decimal**) Counter i.e. 4 Decades , i tried a lot but unable to figure it out how to get it working...
as the 16 bit BCD counter can count from 0 to 9999 ,for the first 9 clock pulses i can easily cre

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-24-2012 05:02 :: beast_boy :: Replies: **5** :: Views: **3801**

Well I have a matrix that its elements are between 0 and 1 (e.g 0.976) and I want to use it as my design as inputs (my design inputs are 32 bit and fixed point). so i need to convert the matrix values to their binary representation and then use them in the rest of design. So how can i do it? is there any **vhdl** function that read these **decimal** number

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-28-2012 14:07 :: sheikh :: Replies: **11** :: Views: **3719**

Hi dear friends,
Can anybody help me about this calculation (showns below) in **vhdl**. Otherwise, I will become such an insane.
Xn+1 = 4*Xn*(1-Xn) Xn+1 is a new value and Xn is past. Xn will always be in the range of 0< Xn< 1. Xn is float number with 10 **decimal** point. inital value of Xn is 0.25.
So how can I obtain a suitable code fo

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-11-2013 03:26 :: hitx :: Replies: **8** :: Views: **460**

Using **vhdl** integers breaks down at 32 bits, since you need something larger you should be using 'signed' and 'unsigned' types from the ieee.numeric_std library. Vector length of these types is virtually unlimited (i.e. you can have on the approximately 2^32 bits in the vector as opposed to just 32 bits that represents integers).

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-29-2013 13:22 :: malikkhaled :: Replies: **5** :: Views: **838**

Apparently it does:
d Matches an optionally signed **decimal** number, consisting of the optional sign from the set + or -,
followed by a sequence of characters from the set 0,1,2,3,4,5,6,7,8,9 and _, or a single value from
the set x,X,z,Z,?.
I would prefer text format and **decimal** numbers for testbenches.

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-04-2013 11:39 :: FvM :: Replies: **4** :: Views: **468**

Hi,
How to convert integer value into **decimal** in **vhdl**.
I am trying to use conv_std _logic _vector
But I am getting some error like below:
Undefined symbol 'conv_std_logic_vector'.
conv_std_logic_vector: Undefined symbol (last report in this block)
How can I solve the problem?.
Regards
xilinx1001

ASIC Design Methodologies and Tools (Digital) :: 06-14-2013 12:18 :: xilinx1001 :: Replies: **1** :: Views: **272**

I was literally stuck witha problem regarding the conversion of negative floating point in binary and to write it in **vhdl**.For example the num is -0.8.when i convert it into binary it is like .11001100.since it is -ve i have to convert it into 2's complement and to provide the extra MSB bit.

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-03-2013 05:51 :: sougata_vlsi13 :: Replies: **3** :: Views: **272**

Hi all;
I want to write a function for converting a BCD number into **decimal** in **vhdl**. I looked for algorithms online but did not quite understand the logic behind it. I feel one can do it following way:
I have an address input as BCD value. So it can be broken into the chunks of 4 bits. And then converted into the corresponding (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-20-2013 19:32 :: manasic :: Replies: **11** :: Views: **269**

I'm not sure what's your exact problem because your posts are adressing different points.
In my view, the interesting point is generating respectively converting "good looking" fonts with required bitmap size.
The other point is about programming, converting between different data formats. Binary fonts can e.g have vertical or horizontal ori

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-01-2014 07:17 :: FvM :: Replies: **8** :: Views: **401**

Why don't you write down an example with input, expected intermediate results and output data? You can use it also to check the calculation steps in simulation yourself.
Presently I don't even understand the presentation of simulation data. Why do you split Q into 3 **decimal** numbers instead of displaying it binary?

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-30-2014 08:37 :: FvM :: Replies: **15** :: Views: **404**

Who can you please tell me how to order the BASYS 2 **decimal** point ?Please

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-29-2014 11:47 :: boby251991 :: Replies: **3** :: Views: **213**

I am not familiar with ASIC design flow, maybe somebody else can give some valuable comments....
For FPGA design, what I have used synthesis tools(only to synthesis **vhdl** code): Synplicity Synplify > Synopsys FPGA Compiler II > Mentor Leonardo Exemplar
It is only my personal opinion...

Professional Hardware and Electronics Design :: 07-13-2001 17:19 :: :: Replies: **7** :: Views: **3642**

If you want an audio interactive tutor to learn Verilog or **vhdl**.. I did upload it for someone who did ask me... ES PERAN Verilog & **vhdl**.
If you are interested let me know
Kind regards.

Professional Hardware and Electronics Design :: 08-06-2001 13:01 :: henrik2000 :: Replies: **5** :: Views: **9966**

I am a student from Harbin China. Now I am building a behavioral model of a Direct Sequence Spread Spectrum Communication system using **vhdl**-AMS. So i want to know where can I find some example similar to that or something that may give help to me.
Can you give me some advices. Thank you!
[ This Message was edited by: flybear on

Professional Hardware and Electronics Design :: 10-29-2001 04:17 :: flybear :: Replies: **0** :: Views: **1513**

Last searching phrases:

esd and and voltage | elf files | speech codec | offset voltage opamp | hfss and silicon substrate | maxim i2c | cmos mixed mode | current limiting schematic | dynamic logic circuits | plot radiation pattern

esd and and voltage | elf files | speech codec | offset voltage opamp | hfss and silicon substrate | maxim i2c | cmos mixed mode | current limiting schematic | dynamic logic circuits | plot radiation pattern