Search Engine

106 Threads found on Different Gnd
hi there i want to program the ds5000fp but no luck i have usb to ttl converter but i dont have the hc125 i connected RST to 5v and PSEN to gnd tried different baud rate hyperterminal do no give any ascii message after powering the chip is there a way to activate program mode without using HC125 , thanks
Apparently, the Arduino Serial Monitor doesn't use flow control, so loop-back (connecting RX and TX pin of the adapter) can work without pulling #CTS to gnd. Receive does work anyway. Checked with FTDI TTL-RS232-3V3 cable. No idea what the problem is, may be COM4 is assigned to a different device (Bluetooth serial or whatsoever).
I am using two different regulators one of +5V and another one of -5V. How much current will be drawn from each regulator? Hi, If you mean linear voltage regulators, hopefully the datasheet will state in the electrical characteristics how much ground pin current is drawn at different loads, and there should al
Presumed gnd1 and gnd2 are actually different nodes, the circuit still won't work, because you have ADC1/ADC2 shorting the secondary inductor/transformer winding. I also wonder if the processor has an isolated power supply as required. You need some kind of high voltage differential amplifier, e.g. (...)
Contrast setting and LED backlight are completely different things. To dim the LED backlight, you can e.g. connect a NMOSFET between LEDK and gnd and apply a pwm signal to the gate. For manual control, try low ohmic series resistors (some 10 to several 100 ohms).
Guys, when using virtuoso, i've noticed that we have many different types of the same layer For example, for metal 1, we have different types such as drw, pin, and, net, etc..... therefore, i am wondering whether or not I can get any data sheet explaining these types( I searched for a whole day and failed finding anything useful.)
This schematic has cristal generator. Probably, you are using passive oscillator based on resonator. Schematic will be different.
Since many parasitics are returned to ground (substrate) it is not unreasonable that the ground bounces hardest. The stray C from gpwr to gnd adds to gnd bounce. Since you show no series R anywhere, it seems unreasonable that the various buffers would have different ground bounce on a schematic-based simulation. To debug, look at your (...)
the ground of AC supply is different (from 12v ground). therefore no glow of bulb with battery + and ac ground pin. and bulb glows in 12v and its gnd(-) point. the term 'ground' is to be used with its own circuit.
O.K., that's a completely different circuit than the LTSpice schematic.
The "Guanella" 1:4 transmission line transformer can be used in different configurations, e.g. unbal-unbal. bal-unbal makes less sense according to the impedance values, but should work, too. The s3p files are however only specifying the unbal-bal configuration, as shown in the datasheet "Electrical Schematic". Additional parameters become effectiv
Hi, There are a lot of cheap bluetooth modules around. Some have only four connections: Vcc, gnd, Tx and Rx. It is obvious how to connect them. Maybe it is more simple than with RS232. The only thing is that you have to match both bluetooth devices. Pick a module (ore some different) and read datasheets. Klaus
THe ground shield is normally connected to power ground pin, but in situations where ground faults or high return DC currents cause offset voltage or injected noise into the common mode ground, designers may choose different methods of grounding for special situations. EMC is a two way situation for SMPS ingress with switching frequency nois
I am using this circuit to make a truth table for UCC27425. I am simply connecting the floating ends pf the 680 ohm resistors to Vcc and gnd in the different combinations. 117686 Here is the truth table I get based on the output on the LEDs: 117687 Something is wrong with my understanding of how th
Fig 2 in the datasheet shows 8 decades of performance on a single supply. V+ = 5V  V− = gnd  100pA ≤ Input signal ≤ 10mA What's different?
Designing a 4-layer board (signal+pwr, gnd, signal+pwr, gnd), and I have some newbie doubts about the best option to connect different connector's pin or IC's pad to power lines, or sometimes to different signals. Board has different parts: Power, MCU & RF. The main issues I have: Power at (...)
1)part of net name: N21923609 Connected lines: 2 ( TOP ) Connected shapes: 1 ( TOP ) 2)part of net name: gnd Connected lines: 3 ( TOP BOTTOM ) Connected shapes: 2 ( L4-gnd1 L9-gnd2 ) 3)part of net name: EVDD Connected lines: 1 ( BOTTOM ) Connected shapes: 2 ( TOP L7-PWR2 ) 4)part of net name: P5V Connected shapes: 2 ( TOP L2-PWR1) (...)
I think you have done matching for the bottom two NMOS current mirrors with different Pins like vss and gnd. May be it causes the problem. Try the both MOSes with same vss connection and do matching. May be you get cleared.
111197 Dear ravch.. I think there is a fundamental error in your oscillator circuit.You have used a transistor with 2 Source pins that are practically parallel but these Source pins are connected to gnd via different paths. This will create problem because while one side is acting series feedback circuit with a series c
I recommend a separate gnd copper pour that is connected to main gnd through multiple vias. Because if this pin is sensitive, you should protect it by covering a clean gnd otherwise current which are coming from different sources such as power and signal returns etc. will disturb your closed ring.
What is the hardware standard used in your communication? RS485, RS232, RS422 or whatever? There are plenty of isolation devices available for the different standards.
Hi, all opamps are voltage follower. That means at the output is the same voltage as on the input. BUT on the output of the opamps you can source/sink some mA without changing the voltage. The voltages are stabilized. 1) Maybe it is needed by the sensor, (NTC, PTC, PT100, PT1000, diode, transistor...) or it is simply to
Sounds more like a full plane and a partial or split plane. A full plane covers the entire board, i.e. the gnd plane. A split plane has different signals covering different bits of the board I.E. 3v & 5v rails on the power plane etc. Dedicated? well all planes should be dedicated to a signal/reference voltage. Found the reference (...)
Although each arrangement result in different performance feature ( rework ability, shielding, etc.. ), most guidelines recommends arrangements as bellow: Top layer - Components / SIGNAL Inner top layer - POWER Inner bottom layer - gnd Bottom layer - SIGNAL
The gnd can not be defected in ADS because gnd is infinitive underneath of the structure ( by definition of Moments Method) that's why I think that is not possible.Instead, HFSS or CST or EmPro can be used because there isn't such constraint in these softwares. But nevertheless you can create a seperate gnd different than (...)
The circuit seems correct to me. Are you sure the 7915 is connected correctly ? be careful the pinout is different from that of 7815 ! (IN gnd OUT is 7815 while gnd IN OUT is 7915) Other possibility, are you sure you didn't reverse the polarity of D6 (in the drawing is correct) ?
actually i am applying 2 different input source.then what to do? Show your schematic, and tell what you want to do. Don't let us guess!
Both are refer to gnd.If you want yo have two nets in design then use two different symbols otherwise use only one... Right click on design cache and select cleacup cache..
I think these errors are related to power.U might have given different net name in different places and finally terminated with same gnd or power symbol. Lets take an example if you want to create two grounds one is Agnd and and another one Dgnd simply edit symbol net name and remove the alias net names to (...)
Hi, I have a few doubts about the MOSFETs in general- 1. What is the drain voltage when the MOS is in different modes of operation (saturation,linear and subthreshold). There is a finite current being sourced or sunk by the device and 1 terminal of the device is at Vdd or gnd. 2. In the case of NMOS where we have Vdd at one terminal and Vgat
Try changing the name of you gnd connection to zero. Or use a different gnd (Agnd) symbol.
A MOS varactor is a MOScap, but you might lay it out with different priorities - wanting high Q (low rG), trying extra hard to isolate the bottom plate from the substrate (a decoupling MOScap, you'd probably just tie it down more stiffly to psub/gnd). You might see a different (like intrinsic) species used if available, depending on where (...)
Yes you are right. But using a gnd triangle symbol upside down for power would explain one error. Consider using squares or other std power symbols with different shades or follow ANSI or ISO std.
Hi Inka, The both are OK from my humble opinion. PWR/gnds at outside layer are always the best for shielding purposes, but reworking of board would be be very difficult in this case. For radiating, it is important to keep paths to gnd quite short. Then signals layers should be close to gnd layer. Surely different (...)
I am getting the following error: ERROR:Xst:528 - Multi-source in Unit on signal ; this signal is connected to multiple drivers. Drivers are: Signal in Unit is assigned to gnd So I have read that you cannot use the same variables in two different always blocks, which is why I am gett
Are you sure about the schematic? Can it be a capacitor or the two ends being different than 3v3 and gnd?
Many devices will have multiple VDD and gnd pins. So even if some of them are powered, the device will work. But it's a good practice to connect all the applicable pins to respective Power/ gnd. Because there could be some devices where different pins may be powering different blocks of the device. CPLD and FPGA are the best (...)
Hi I want to use two different gnds i.e standard ground (0) and chassis gnd in PSPICE. But the potential difference between those two gnds should be 5V. Can anyone help me to achieve this? In my circuit, a low resistance path comes parallel to the transorb. Transorb is connected to the chassis gnd (...)
Isn't it the same like any other one? Usualy you have gnd=0V and let say VDD=5V in your case gnd=-3V and VDD=1V SO the refernece node is still the same on die. Just different potential
The code you posted should bring the PORTB pins high. Is it happening? If not try with different port
Yes. I agree with Alexan. Technically in SPICE you can not have two ground. Additionally you may want to connect a DC voltage to one if the Ground to have different voltage level between two grounds.
Hey Carole you can try different space between elements. also you can make some changes in the gnd, can you share the design?
you can set different rules by creating rooms and then create rules with "TouchesRoom" or "WithinRoom: query.
Inputs are different from power supply lines and a diode on a powers supply line does not protect digital or analog I/Os .. For inputs protection I?d go for a small resistor, say 100ohm, followed by two Schottky diodes, one connected between and gnd and one connected between and Vcc, both reversely polarised .. ---see attached exa
Complementing.. a motor can make the power supply very unstable due to high curretn demanda (as comented before), and i think the main reason is to keep different grounds. With a common ground, any big disturbance on the motor can make a big current go inside the micro thought the gnd port burning it. CYa
Colleagues, I?m doing placement of the component on the board. It?s a 4-layer board. Access to ground plane is available everywhere, so the rat's nest connections for the gnd net only add to clutter and don?t really help with placement. I would like to hide connections for the gnd node, or display them in a different color. I always (...)
I agree with the comment above but have couple comments: - if you use standard IO cells from fab/IP supplier, such set often contains the separate digital/analog IO cells. - if you use manufacturer's PDK it usually provides an ability to separate the different gnds. Generally it's a special layer to cover all gnd islands (may be except (...)
PCB Via Current | PCB Trace Width | differential Pair Calculator | PCB Impedance above toolkit will help in determinig current capacity of tracks etc. Ground planes are almost a must for all digital designs these days, not just current, signal integrity and all that. I'd also go metric, most compone
Hi, the traditional setup is more symetric, which to my feeling is a better solution. Here some (maybe weak) arguments, which comes into my mind. normally the distances between the layers are not equal the distance between top <-> 2 is equal to the distance between 3 <-> bottom but 2 <->3 is different. So the two sigal planes behave diff
In this instance it?s better to use PNP (or P-channel MOSFET), as all what you need to do is pull the base (or Gate) down to gnd via a resistor .. If you use NPN transistor (I don?t know why you have mixed Source and Emitter ? these are pins of two different types of transistors) then you have to ensure that the Base is at least 0.65V above the p