7 Threads found on edaboard.com: Fpga Pll Verilog
Feeding the pll output to reset input makes no sense at all. What do you want to achieve?
Using clock as data (e.g. connecting a pll output to logic) is possible with most recent fpga families but usually involving timing issues and should be avoided.
PLD, SPLD, GAL, CPLD, FPGA Design :: 12-26-2016 07:09 :: FvM :: Replies: 4 :: Views: 442
what do you mean synthesize clock generator in verilog?
on which platform do you want to synthesize your code?
if you use fpga you must have a physical oscillator anyway
such as an external crystal oscillator or so,and you can use pll or prescaler code in verilog to
increase or decrease of clock frequency.
ASIC Design Methodologies and Tools (Digital) :: 01-10-2011 11:10 :: hamidmoallemi :: Replies: 2 :: Views: 15590
You can't build a pll without respective dedicated hardware, particularly a VCO. It can't be described by verilog, because it's an analog function.
Programmable logic devices as fpga mostly have vendor specific pll hardware blocks and specific libraries to configure them.
ASIC Design Methodologies and Tools (Digital) :: 07-28-2009 10:00 :: FvM :: Replies: 3 :: Views: 2347
hi,, is it possible to design pll(VCO part) using cadence virtuoso tool and then extract a verilog code of the VCO design for a fpga implementation...
i read in 1 paper the same way a vco design was done and then a VHDL code was extracted from some analog design tool for fpga implementation..
PLD, SPLD, GAL, CPLD, FPGA Design :: 09-25-2008 12:20 :: jadedfox :: Replies: 3 :: Views: 2412
i need verilog code for any of the following projects...plx share...
1. Linear Predictive Codes
2. fpga Based pll
3. Digital Oscilloscope On fpga
4. Implement a Processor (DLX, MIPS, RISC) In verilog HDL (16-Bit Processor, 8 Registers)
5. Accumulator Based Architecture Processor
6. Implementation of (...)
PLD, SPLD, GAL, CPLD, FPGA Design :: 02-24-2008 15:36 :: SoCalledEngr :: Replies: 1 :: Views: 1958
pll is fpga internal resource
Timer is VHDL/verilog code what you need to write
PLD, SPLD, GAL, CPLD, FPGA Design :: 12-03-2007 17:44 :: Iouri :: Replies: 1 :: Views: 2016
I am doing a DLL design ,can anyone send me some fully/all digital DLL circuits or papers,and websites which show the entire simulation and layout flow for DLL circuits.
I am going to use the verilog HDL simulation tool (fpga ADVANTAGE PRO)..
ASIC Design Methodologies and Tools (Digital) :: 11-18-2006 10:43 :: blowfish :: Replies: 1 :: Views: 1837