Search Engine www.edaboard.com

Input Signal Mixer

Add Question

1000 Threads found on edaboard.com: Input Signal Mixer
Take a standard differential amplifier, or mixer. Usually, the RF input signal is injected into the source of the transconductance stage. My question is, what negative effects will there be if the RF input signal is injected into the gates instead, and why? Thanks!
I try to do transient simulation and also want to sweep the time of the input signal. Try to analyze the output waveform versus the input vin's delay time(td). The following is my code. But I got two probelms. 1) by using .param t1=1ns and vin, I can not get the correct input waveform. By this way, I only can get vin=0V. (...)
Can any transformer designed for 50hz input signal freqency be used for 300hz input signal frequency? Is the change in input signal freqency effects the transformer? How can we relate the transformer with its frequency?
In general , what are the specifications of the input signal which will be sampled by ADC ? How large is the input signal amplitude? How large is the input signal frequency? How large is the input signal power?
We know the SNR=(the RMS of input signal)/(the RMS of noise) (I) or . a input sine signal: Vpsin(wt) SNR=(6.02N+1.76) dB (II) It is not related between the SNR and the amplitude , only effected by the N. In the mean while, we estimate the SNR (...)
Use a DAC that has higher resolution than your designed ADC. That's how ADC is characterized i the labs. Use DAC to recover your input signal and analyze it. Another way, is to use MATLAB or some other DSP program to look at your ADC output. Take a snapshot of the ADC output (small amount of data) and FFT it using MATLAB.
To be numerical, you cannot get below the thermal noise of circuits at room temperature which is -174 dBm/Hz spectral density. Then the noise figure of the active devices makes it worse. For the lowest noise it is hard to beat a JFET with a large IDSS or Gm. Transformer couple the input signal so that its source impedance is equal to the ratio o
My design is a shift register ,and the input signal is SCL and SDA , the output is the shift register , i am initial the register ,but in real circuit , the initial value is not my want? the follow is my design project,who can help me? modify the file and upload to me?
Hi, I make a PCB to test a chip. I need differential sine waves input, the signal is 1 GHz and the amplitude is 1.6V. I use a transformer/ balun and draw the PCB trace very symmetric and very short (less than 1 inch), but when I test the board, I found the two signal are very unbalanced. One amplitude is much larger than the other one. (...)
The attached file is a schematic from an Agilent AN. It is a temp compensated detector. I tested it with a CW in and it works perfectly in the rang -10°C 70°C, but when the input signal is a OFDM everything changed. The error in power measuring can be even 3dB or more. Any ideas? thank you molloy
Most of the time, audio signals are very small, with less than 1V as the input and always several hundred mV or several tens mV, so there is no need to specify input range, also, there is always a PGA to amplify the incoming signals. For SNR testing, one may input a 1mV (-60dB) signal to (...)
Hi, What is the technique to calculate the frequency of an input signal which is at Ghz range. for example system1's output is given input as sys2. If I want to know the fre of sys1's output what shud be the circuit to be included? Please help me And also I want to disply this frequency in an LCD display.... help!!!
Hi, What is the technique to calculate the frequency of an input signal which is at Ghz range. for example system1's output is given input as sys2. If I want to know the fre of sys1's output what shud be the circuit to be included? Please help me And also I want to disply this frequency in an LCD display.... help!!!
I know that the advantage of sigma delta ADC is the oversampling which reduce the requirements for the antialiasing filter, and moves the sampling noise to higher frequencies. As I read, the decimating filter attenuates the signals higher than Fs/2. I use an sigma delta ADC (in PC soundcard), with the final sampling frequency of 8kHz. The useful
Hey everyone I am pretty new here, just wanted to ask about the minimum detectable strength of the input signal? I know it depends on the manufacturer of the reciever, a range would do it? Could some one link me to a site?
Hey everyone I just wanted to ask about the minimum detectable strength of the input signal? I know it depends on the manufacturer of the reciever, a range would do it. Could some one link me to a site?
Hi. I am just beginning to use simulation tool, HFSS and I am currently simulating QD (Quantum-Dot) laser fed patch antenna using HFSS. During simulation, I need to use the data based on an experiment as input signal of an antenna. So far, what I know is that there is Lumped port or waveport to feed the antenna structure in HFSS. Does an
Can someone tell me what happens to a comb generator when the input signal also contains spurs. Who do the spurious signals at the input translate at the output both in frequency and amplitude. Thanks, Raj
when the input signal frequency increase, it seems that the cmfb can not control the output DC voltage , how to slove the problem? thank you
I saw a datasheet indicated the input signal level is -173 dBm/Hz. Why dBm/Hz ? Could someone please kindly advise and thanks.
Hello, I need help about RF envelope detector design. I have to design it in order to implement an envelop tracking system with a RF power amplifier. Does somebody have experience in envelope detector design with 3G input signal for example? What kind of circuit is able to detect envelope and control a DC DC converter? thank you
Dear friends, When I map my "rst" signal (which is an input signal) to GCK0 pin in sp2e the mapper send an error message that it can not combine two symbols rst and rst_BUF to a single IOB GCK0. But after I using the (rising) edge of "rst" signal the mapper could assigne the "rst" to GCK0 pin would you know why?( I had not (...)
How to design input matching of SA636 for 374MHZ (50 ohm) RF input signal? How to calculate L,C values?
hi, i have download and read the data sheet for the LM2907, but it didnt clearly state that what kind of input signal that can be convert to voltage signal. i have a motor with an encoder that will give a pulse signal every revolution (pulse per rev) so can i use LM2907 to convert it to an analog signal? (...)
Hello, Can any one explain me this.. What is input signal bandwidth of ADC. How this is related to the ADC throughput rate? Thanks
Hi does anyone know how digital scopes measure and calculate the frequency of an input signal? What sort of circuitry is needed to measure frequency?
It just means that the input voltage range is 1.4V. The absolute minimum and maximum values depend on the input common-mode voltage about which your circuit is biased. For example if in a single-ended (or differential) configuration, having a single power supply, if you have a input common mode of say, 0.9V, then, your (...)
Hi I wrote some code for vga and i tried to display a rectangular boarder \ "if (Row == 0) || (Row == 439) || (Coloum == 0) || (Coloum == 639) vga_R = 1; else gva_R = 0;" But now it can just display only boarder for column @ 0 and 639 and if tries to display any letter or any other column lcd monitor says input signal out of range.
Hello, I want to plot a graph SFDR (in dB) versus input amplitude (in V). But i am confused after i saw the graph in the attachment. Instead of voltage the input signal is measured in dB FS. What is FS actually? Can i convert the unit voltage of my signal into a dB FS?
Thanks. I built the circuit and measured the gain at 0dB, but when I reduced the input signal -10, -15, -20dBm there was an increase in gain, Can you explain me why does it happen? Because the circuit entry into saturation and gain drops down by higher input signals.S-parameter measurements should always be done under smal
Hi friends i m doing my project in synthesis filter design in that i did for analog signal as a input,now i m trying 2 design synthesis filter for image as a input signal could u help me for that thanks in advance....
Hi, There is a quick question about ADCs testing results. Usually a publish paper shows a plot, SNDR(dB) vs. input signal frequency. Sometimes input signal frequency will be larger than the Nyquist-Rate frequency, and the SNR just drops slightly. For example, Devarajan, S., "A 16b 125MS/s 385mW 78.7dB SNR CMOS pipeline (...)
Hi all, I have designed a DAC. Now I want to test it. I want to apply a digitized sinusoidal signal as a input. But I do not know how to generate such kind of input signal. Could you please advice. Do you have a such example. Thanks in advance.
... input range is -Vref ~ +Vref with common voltage so I used 2.5V for reference level and common voltage, too. That's correct, but up to your schematic, you didn't set the common voltage to Vref, but to GND. You should connect -IN (pin 3) to REF = +2.5V (pin 1) !
Hello All, I am trying to find the maximum & minimum value of an input signal (periodic) in VHDL. I am little confused while trying to get the max & min when signed numbers are involved. Can any one help?
I have my lpc2478 pin 3.17 set as GPIO and as input wish to detect its input signal , once if it is low to do something , I have no idea how to do it in keil c !(like can I use #define input_pin 3<<17 , to test if it is low use( if (input_pin == 0) ......) something like that) , can someone help me!!
Hi All, I've been checking class E amplifier literatures, but couldn't find anything mentioning how to generate the input signal. Normally, only a 50% duty cycle is presented to explain circuit operation. My application is based on CDMA, QKSK. So how do I use the I and Q to get my input signal for class E ( or in that (...)
You won't do that with the ADC0809! The conversion time is 100us meaning an absolute maximum of 5kHz input frequency. Keith
Why the impulse response has been chosen to compute the output of system by convolution with input signal
Hello all, What can limit the input signal level for a delta sigma modulator? I used an example given in the delta-sigma toolbox from Matlab and optimized a 3rd-order NTF for: -Continuous-time with RZ DAC -all poles at DC. -out-of-band noise Hinf=1.7 -BW = 20kHz -OSR = 128 -cascaded-integrator-feedback (CIFB) structure. (fs=5.12MHz, U
Hi, The output voltage of a simple differential opamp amplifier is being said as Vo=Ad(Vb-Va)+Ac(Vb+Va)/2 We can definetly derive the differential mode gain using super position theorem. But can somebody tell me how the common mode input signal is taken as (Vb+Va)/2?? Is it simply taken as the average of input siganls?\ Thanks & (...)
I have one input signal whose common mode value is 0.5 volt and swing of 500mv. Output signal needs to be common mode signal of 0.9 volt with any swing more than 0.5.Use any transistor design??How I can implement this??
Hello guys, I designed a first order delta sigma modulator in Cadence. And it is single bit. The frequency of the input signal is about 50Hz. The sampling frequency is 10KHz. I did the FFT for the output and got the spectrogram. But it looks not right. There are several lobes before 50Hz. And the signal level is much higher than the (...)
Hi everyone, I am confusing how would I sample and hold the input signal in my SAR ADC and keep the tracking property between the input and output at the same time, I understand that either sampling the input and hold it for 6 clk cycles (in case of 6 bits) until the digital output appears or keep tracking the continuously (...)
hi there, i would like to know on how to set input signal power inside AWGN matlab simulink for Eb/N0 .what i must take into consideration when i set the input signal power?
Hi, I have input signal where capacitive part is dominated. I need compensate it at 900kHz. Adding accordant inductive I manage to do it. However I am getting too narrow characteristic. As result it very sensitive for small changes of component especially inductance. Do you have any idea to provide compensation in wider range. Thank you
Hi all..:-) I am trying to pre characterize a cmos inverter through current source models in HSPICE. For that i need to implement some equations. One of the equation is i0+ I(Vi,Vo)-Cm(Vi,Vo)dVi/dt=0 I found the i0 and I(Vi,Vo), now i n
Hi All, What I want is to read any given input signal to the PIC I/O Port ( using PIC16F877 ) & repilcate the same signal as output from some other I/O Port but with a delay of some milliseconds ... Do you have any idea how can this be accomplished ?? Please urgent help needed ... I am coding in Mikroc ... Thanks :grin:
The AC input waveform is lined up with the Inverted Clock signal Oscilloscope channel#1 is AC input Oscilloscope channel#2 is Inverted Trigger Pulse signal 88667 I think this is called sync right? I'm not sure as to why the designer wants up to align the inverted clock signal triggered pulse (...)
Pleas I would like to ask if one can tell me the maximum frequency of an input signal in computer graphics