14 Threads found on edaboard.com: Interpolating Adc
Does anyone have Folding and interpolating adc behavior model in simulink or give me some suggestion?Thanks for your help！！
Analog Circuit Design :: 07.03.2009 11:10 :: chinacore :: Replies: 5 :: Views: 1459
In a typical folding & interpolating architecture, there are two main parts: the Coarse Quantizer and the Fine Quantizer. In all the papers that i have seen the Coarse Quantizer is of 2Bits and the rest of bits(4 up to 6) are related with the Fine Quantizer. In this way, adcs with bit numbers up to 8 are implemented.
My question is why the Co
Analog IC Design and Layout :: 22.06.2006 11:04 :: moisiad :: Replies: 3 :: Views: 985
If anyone has information regarding the design of Folding and Interpolation adc please upload the documents.
Especially if anyone has Thesis related to Folding and interpolating adc.. Plz upload it.
Analog Circuit Design :: 12.08.2008 08:15 :: shady205 :: Replies: 0 :: Views: 604
I have just simulated my folding and interpolating adc. The resolution of that adc is 8 bit with 1.4v full scale input. 1 LSB is about 5.5mV. After i simulated it staticaly(without frequency). The digital output only changed when Vin is 6.9mV or more. Theoritically it will changed at 5.5mV or more. Somehow i found that the (...)
Analog IC Design and Layout :: 15.08.2009 18:50 :: kickbeer :: Replies: 1 :: Views: 609
I have just discovered something strange with my 8-bit Folding and interpolating adc when the sampling rate is higher than 30 MHz. As you can see in attachment, when the input signal (V(vin)) 0 V (just ignore 1 V because it is the DC offset) the output of my adc showed '00111111'. It must be '00000000'. Does anyone experience this (...)
Analog IC Design and Layout :: 29.09.2009 07:28 :: kickbeer :: Replies: 7 :: Views: 1136
I have a different view for the above question....
In some architecture odd no of bits are possible (like simple flash, 2step flash, Folding-interpolating etc.).....even some times while doing the design....people may find that the resolution coming is 7bit or 9 bit...but they specify one bit lower ...with better spec.....
What I think is that...
Analog Circuit Design :: 30.01.2006 02:56 :: sankudey :: Replies: 3 :: Views: 643
Recently, I studied about Folding & interpolating adcs. I didn't undrestand how they actually quantize the analog signal? can anybody give me a clear guidance about how it works, any example or good paper that would explain the exact operation of it? I do appreciate you.
Analog IC Design and Layout :: 08.10.2008 05:08 :: s_babayan :: Replies: 1 :: Views: 602
Can i use the reference ladder for folding amplifier for coarse converter too? Or should i use another reference ladder just for coarse converter? I want to design 8-bit Folding and interpolating Converter.3 MSB and 5 LSB.
the second one, my folding factor is 8 and i have 4 Folding Block to generate 4 folding signals. How to get the di
Analog IC Design and Layout :: 21.07.2009 06:57 :: kickbeer :: Replies: 0 :: Views: 588
I'm finishing with my thesis soon. My thesis is design of folding and interpolating adc. does someone has the eBook as guide to write my thesis?
Miscellaneous Engineering :: 07.08.2009 07:08 :: kickbeer :: Replies: 2 :: Views: 2182
I've just simulated a folding & interpolating adc and found a glitch around 0.5 V after an EX-OR logic in my digital part. In the attachment, V(c07) and V(c23) are the input and V(out_07_23) is the output of EX-OR. As you can see in waveform, there is a glitch of 0.5 V(at time 0.3 us) of the output of EX-OR.I'm wondering how this happened be
Analog IC Design and Layout :: 16.09.2009 06:12 :: kickbeer :: Replies: 6 :: Views: 1069
i'm simulating a 8-bit Folding and interpolating adc and just found out that its SFDR is at 60dB at sampling rate of 25MHz. When i increase the sampling rate to 40MHz the SFDR of my adc degrades to 30dB. Does anyone have the idea which main factors cause this? Thanks in advanced
Analog IC Design and Layout :: 17.09.2009 09:58 :: kickbeer :: Replies: 3 :: Views: 677
i have just finished my diplom(Dipl. Ing(FH)) study in electrical engineering in germany. I have a good knowledge of CMOS IC analog design and my final thesis was design of folding and interpolating adc. I am fresh graduate and i found it tough to get the job in Ic design since all positions require at least 3 yr experience. Can someone give
EDA Jobs :: 06.01.2010 11:43 :: kickbeer :: Replies: 0 :: Views: 760
WaveLab is a collection of Matlab functions that have been used by the authors and collaborators to implement a variety of computational algorithms related to wavelet analysis. A partial list of the techniques made available:
orthogonal wavelet transforms,
biorthogonal wavelet transforms,
Software Links :: 06.01.2006 00:32 :: AARTHIREDDY :: Replies: 10 :: Views: 4881
I have two questions.
1) i am designing a s/h amplifier for 6 bit adc at 1 ghz sampling frequency. i want know which op-amp i can use to obtain this high bw and resolution.
2) i want to know if it is a good idea to convert the fully differential output of s/h to single-ended before giving it to adc. the adc is (...)
Analog Circuit Design :: 26.02.2006 13:59 :: Karthikeya :: Replies: 1 :: Views: 1003