Multi Mode Multi Corner |
 |
48 Threads found on edaboard.com: Multi Mode Multi Corner
HI
Do we need seperate sdc's for doing multimode multi corner sdc or we can merge sdc and run the P & R.
Suppose we have funcitonal and Scan mode.
And these modes are both operating at different frequencies.
SO during optimization how tool decides (...)
ASIC Design Methodologies and Tools (Digital) :: 10.08.2010 12:43 :: friend_333 :: Replies: 10 :: Views: 2275
on what basis MMMC can be created? maximum how many corners a design can have?
ASIC Design Methodologies and Tools (Digital) :: 02.04.2012 12:50 :: pavi622 :: Replies: 3 :: Views: 428
When you said two libraries, I guess that is the same std cell but with two voltage characterization?
yes, the same std cell operating at different PVT but not merely min/max libraries
what I means is two voltage levels such as 3.3V for slow and 1.8V for fast mode
If yes, during the synthesis and P
ASIC Design Methodologies and Tools (Digital) :: 02.01.2013 05:49 :: YuLongHuang :: Replies: 4 :: Views: 272
PT also has muti mode multi corner.
ASIC Design Methodologies and Tools (Digital) :: 24.08.2007 04:41 :: gliss :: Replies: 13 :: Views: 5351
Is for to program EEPROM :D
See the next text:
> Serial EEPROM support:
24LC I2C bus devices:
Bus Speed-
400kHz with Tools -> Fast Programming checked
100kHz with Tools -> Fast Programming unchecked
NOTE: Bus pullups are required for all
programming operati
Microcontrollers :: 09.12.2007 09:06 :: folks :: Replies: 154 :: Views: 116424
The new release of Talus is ready to load via MUSIC case form. The application note about multi-mode multi-corner is available on Talus documents and MUSIC also. If you have registered a Magma Molten account, you can load this document (that is free :=) )! I can not share this doc for you (...)
ASIC Design Methodologies and Tools (Digital) :: 25.12.2008 04:16 :: denmos :: Replies: 1 :: Views: 582
This come from the synthesis methodology. Talus use the Straight Based to fix load, logic optimizing and buffering at earlier flow since Blast used Gain Based methodology. Usually, the straight based improve your critical delay paths up to 20% (vs the gain based). For more information, please load the MUSIC document (about Gain vs Straight) from Ma
ASIC Design Methodologies and Tools (Digital) :: 25.12.2008 04:29 :: denmos :: Replies: 7 :: Views: 1477
Hi, I'm a new member here.
I think your question should be solved with MMMC, multi-mode multi-corner.
if in test mode, the tool sees the hold violation, it will automatically take care of it.
thank you for your response! vlsichipdesigner
I am still curious of this (...)
ASIC Design Methodologies and Tools (Digital) :: 07.01.2010 10:03 :: h.edaboard :: Replies: 13 :: Views: 3560
MMMC - multi mode multi corner.
Design need to close in different modes (Func mode, Test modes,TFT,ATPG ,MBIST etc).
multi corner. In Lower technology nodes, design need to close with (...)
ASIC Design Methodologies and Tools (Digital) :: 18.04.2012 14:51 :: sam536 :: Replies: 2 :: Views: 338
Secure Digital (SD) is a flash memory (non volatile) memory card format used in portable devices, including digital cameras and handheld computers. SD cards are based on the older multiMediaCard (MMC) format, but most are physically slightly thicker than MMC cards. They also boast higher data transfer rates, but this is always changing, particularl
Electronic Elementary Questions :: 28.06.2006 16:15 :: jjohn :: Replies: 6 :: Views: 7452
My take away from the above mentioned link is that interconnect delay(mainly due to metal wires) varies differently than resistance/capacitance of transistor device. So worst corner timing library with certaint PVT may not be worst for both interconnect and transistor devices. We need to do analysis in all combination of corners for RC interconnect
ASIC Design Methodologies and Tools (Digital) :: 09.04.2012 07:06 :: morris_mano :: Replies: 8 :: Views: 756
Thanks for the reply.
I do not have any issues related to setup time or hold time.
The design is a low power based design where in normal mode the design runs on full power while on low power mode we bring the voltage down for some power domains in the design.
The way it is done is done is, when we change the pow
ASIC Design Methodologies and Tools (Digital) :: 17.10.2012 07:08 :: jeevan.life :: Replies: 6 :: Views: 274
Advanced transient waveform digitizers.
A series of multi-channel transient waveform digitization integrated circuits with up to 5 GHz sample rates and parallel
10-bit digitization has been designed, tested, and fabricated in large quantities. The current CMOS circuit uses four
arrays of
Hobby Circuits and Small Projects Problems :: 19.07.2004 23:24 :: dainis :: Replies: 490 :: Views: 370441
shahal,
advanced STA questions will be more related to OCV (on chip variation ) , CPP ( common path pessimisim), how to calculate it...they will most likely draw a clk tree and a datapath , they will give you some values and will ask you to account for CPP and will ask you whether the given ckt meets timing or not ...
there will be questions on
ASIC Design Methodologies and Tools (Digital) :: 05.02.2007 04:43 :: kbulusu :: Replies: 7 :: Views: 3965
MMSIM is another Cadence tool. It's a multi-mode Simulator. You can download it from cadence website.
Linux Software :: 28.05.2008 05:04 :: zhongdg :: Replies: 3 :: Views: 1053
Hi Ulrich,
Thank you for your prompt response. Allow me to explain my experiments in a little more detail.
We have a product, which synthesizes an RF LO from a XO reference. We do not have a phase noise analyzer which is suitable for crystal oscillators, but as the reference is multiplied to microwave frequencies, so is the phase noise. As lo
RF, Microwave, Antennas and Optics :: 01.03.2009 15:52 :: radiohead :: Replies: 110 :: Views: 16433
Is there any tutorial?
Thanks very much.
ASIC Design Methodologies and Tools (Digital) :: 01.05.2009 14:37 :: wkong_zhu :: Replies: 1 :: Views: 816
hi,
my 2 cents,
what do you mean by timing convergence, is it timing corelation?
* how to model wireload models and achieve better correlation and a faster timing convergence after p&r stage.
* how to model the onchip variations and what are the various variations to account for and how much percentage to apply and achieve timing (...)
ASIC Design Methodologies and Tools (Digital) :: 23.12.2009 13:45 :: vlsichipdesigner :: Replies: 2 :: Views: 964
bc-wc takes in two libraries and does setup on wcs and hold on bcs. OVC uses just one library for setup/hold, but you can always load more corners in multi-corner analysis.
bc-wc always uses slowest paths when doing setup checks. OCV can use fastest paths when doing setup checks, meaning it can speed up capture clock. (...)
ASIC Design Methodologies and Tools (Digital) :: 22.04.2010 02:45 :: shelby :: Replies: 11 :: Views: 3384
- Yes, MLC stands for multi-Layer Ceramic. The Tantalum should be at least 100mF. Some people have told me they've used a 100uF MLC in place of the .01uF MLC & Tantalum, but I haven't tried that myself.
- When using a battery, just make sure the wires between the battery and board are not too long (probably 3" max) or too thin a gauge. I was
Digital communication :: 08.11.2012 15:59 :: GSM Man :: Replies: 81 :: Views: 8840
Hi,
looks like you have some confusion regarding the use of the scenario. As pavan mentioned that its combination of corner +mode, so first you have to understand what exactly it means...
Its very difficult for me right now to capture all the points here.. ( I will do sometime in the weekend.. if you require).. but rig
ASIC Design Methodologies and Tools (Digital) :: 29.08.2011 11:21 :: pavanks :: Replies: 8 :: Views: 617
MCMM is only multi corner & multi mode, that's means, you indicate to the tool, all the combination (rc-library) where you want the tool check the setup and the hold time.
OCV (On Chip Variation), just add more timing varation over the design, for all the MCMM, it it generally apply after (...)
ASIC Design Methodologies and Tools (Digital) :: 23.07.2011 07:50 :: rca :: Replies: 5 :: Views: 823
A restart condition indicates that a device would like to transmit more data, but does not wish to release the line. This is done when a start must be sent, but a stop has not occurred. It is also a convenient way to send a stop followed by a start right after each other. It prevents other devices from grabbing the bus between transfers.
Microcontrollers :: 18.09.2011 21:28 :: alexxx :: Replies: 37 :: Views: 1014
The point comes when pins are powered with multiple supplies that may come with different power sequencing combinations that are not always easy to control. You would not want a rogue I/O pin charging the large VDD cap, through the ESD rail hard connected to VDD, when your VDD is not necessarily up yet!
Of course, if you are absolutely sure that
Analog Circuit Design :: 10.05.2012 17:42 :: checkmate :: Replies: 9 :: Views: 451
Thank you MrAndy.
I have another question.
How can I make or connect sub-circuits in the same project. I can use multisheet to draw the circuits, but how can I connect them together (what connector or symbol to be use) and can I draw a black box to replace the sub-circuit and connect it to the main drawing. If you have some examples please post i
PCB Routing Schematic Layout software and Simulation :: 25.02.2003 03:01 :: pico :: Replies: 673 :: Views: 151705
abidi has a recent paper on RF CMOS and CMOS in general for analog design.
he thinks its done now, but for further nanometer design, you need signal processing, calibration and trimming for analog circuits, dual threshold design.
you will see more system level IC designs, and more algorithms and circuit tricks, and multi threshold.
Analog IC Design and Layout :: 25.10.2004 21:46 :: Puppet1 :: Replies: 26 :: Views: 2065
Basic principle of a power-on reset circuit would be to reset all the
latches and flip-flops and other multi-state elements in the system
to known state after a definite amount of time after power on of
the system.
Design principle would be to disable all the multi-state elements
in the system at power up, use a (...)
Analog Circuit Design :: 17.01.2005 05:32 :: radigital :: Replies: 27 :: Views: 4365
hi all
after reading this topic in depth
as a hobby grade guy for home made pcb's
{if i need bigger than A5 i get it made for me roller tined resist thru plate etc..}
ignore the bit about snapping off the wings !!!!!!!
instead see the last post for me ill add the one i took off back as a hinge
so looking around i found several
Hobby Circuits and Small Projects Problems :: 13.03.2007 21:06 :: VSMVDD :: Replies: 96 :: Views: 22606
TFT LCDs are a variant of Liquid Crystal Display which use Thin-Film Transistor technology to improve their image quality. TFT LCDs are one type of active matrix LCD, though this is usually synonymous with them. They are used in both flat panel displays and projectors. In computing, TFT monitors are rapidly displacing competing CRT technology, and
Electronic Elementary Questions :: 01.08.2006 16:53 :: mmike :: Replies: 4 :: Views: 1064
is IPC-A-600G upgrading to IPC-A-600D or is new one? are doc of those standards free or I need to buy them? what IPC-4101/42 stands for?
IPC-A-600G is a newer version of IPC-A-600D. Like most standards, they are not free. You have to buy them from IPC ( ).
"IPC-4101 -
PCB Routing Schematic Layout software and Simulation :: 21.10.2007 00:10 :: House_Cat :: Replies: 133 :: Views: 27625
Hi all,
Here is a nice collection of Interview questions with reponses:
CMOS interview questions.
1/ What is latch up?
Latch-up pertains to a failure mechanism wherein a parasitic thyristor (such as a parasitic silicon controlled rectifier, or SCR) is inadvertently created within a circuit, causing a high amount of current to continuously f
EDA Jobs :: 05.02.2008 16:30 :: master_picengineer :: Replies: 14 :: Views: 50479
I purchased a LG 50 inch TV exactly 14 months ago and 2 days ago it started the well known problem with LG TVs, clicking on and off repeatedly without switching on, like evry one else i contacted LG and as expected they didnt want to know-- warranty expired etc, but i did some reading and found that the law is actually vague in that it says the pro
Service Manuals, Requests, Repair Tips :: 30.06.2012 15:25 :: bojangles :: Replies: 8 :: Views: 80582
Different high speed logic families can work at the GHz range. For example, current mode logic (CML) and dynamic logic. Actually, these two families are used for frequency dividers for PLLs working at multi-GHz frequency.
ASIC Design Methodologies and Tools (Digital) :: 05.05.2008 12:17 :: ieropsaltic :: Replies: 2 :: Views: 528
hi,i've worked on a high-q Gm-cfilter for multi bandwirless aplications ,i have some articles about that
i'll be glad to help you
here is the download link for this article
dumtmyzmnyz
sincerly yours;
yahya naderi
electrical engineering student
tabriz university
Analog IC Design and Layout :: 24.01.2009 08:44 :: petersmith885 :: Replies: 6 :: Views: 1456
Ant,
If you put a piezo on the secondary of a transformer with a 1:19 ratio then the piezo capacitance will be reflected by the turns ratio squared. So, you will end up with a huge reflected capacitance on the primary and resonance of the primary inductance with that reflected capacitance could be an issue. The other way to look at it is that th
Analog Circuit Design :: 06.10.2010 14:01 :: keith1200rs :: Replies: 54 :: Views: 1936
Hey hi
Thanks for ur help guys..
As tallface65 suggested, its almost identical with PML and radiation boundary..for an antenna. But for a simple case of patch antenna PML takes a longer time rather than radiation boundary.
When I used the same for multiband antenna PML takes less time compared to radiation boundary..
Adv
Electromagnetic Design and Simulation :: 20.12.2010 16:45 :: streamlet :: Replies: 13 :: Views: 2029
The 4046 chip is well-known but unfortunately, at least to my knowledge, it cannot generate higher frequencies (vhf, uhf) without external multiplier/divider circuits which will make the final circuit bulky. I think this is still fine for low frequencies though.
The great thing about the LMX2541 is that one design is able to generate about 45-460
RF, Microwave, Antennas and Optics :: 04.01.2011 11:02 :: atlantis7 :: Replies: 23 :: Views: 1607
Obviously the rectifier ripple must cause harmonic distortions, because the FET performs a signal multiply. So a half-wave rectifier will generate 2nd order harmonics and the full-wave 3rd order. The exact amount can be calculated from the FET characteristic or determined in a simulation. With a few 10 mV ripple, it's most likely still acceptable.
Electronic Elementary Questions :: 26.02.2011 14:17 :: FvM :: Replies: 159 :: Views: 6749
Hi,
My design is working perfectly good after the post-synthesis (using DC) at clock rate of 5 ns.
In place and route(using encounter), I got 50 setup violating path. I tried to simulate the netlist and it worked but with a clock of 40 ns (might be not the corner but it didn't work with 5 ns or even 20 ns).
My ques
ASIC Design Methodologies and Tools (Digital) :: 21.03.2011 16:42 :: yx.yang :: Replies: 5 :: Views: 685
CooCox is a series of embedded development tools which are Free and Open for ARM Cortex-M3 and Cortex-M0 based MCUs. It consists of a highly-integrated software development environment CoIDE, an embedded real-time multi-task OS CoOS[
EDA Jobs :: 20.07.2011 09:19 :: nicole_coocox :: Replies: 28 :: Views: 6503
I think having 88000ns positive slack aginst 111ns cycle time suggests that there must be a huge clock skew or you have some multi cycle path.
If it's the former case, it would likely cause a huge hold violations and considering the degree of clock skew, a crazy amount of delay buffers might have been added to fix the hold. If it's the latter case
ASIC Design Methodologies and Tools (Digital) :: 01.08.2011 11:17 :: lostinxlation :: Replies: 6 :: Views: 1068
yes, you can. Power estimation tool takes netlist and power info for each gate from library. Gate level netlist does not depens on corner, but library is for specific corner. Just changing library, you can estimate power for different corners. It can be done in different sessions, or by using multi-scenario (...)
ASIC Design Methodologies and Tools (Digital) :: 10.10.2011 10:53 :: oratie :: Replies: 11 :: Views: 523
What about building the sine as a the product of two LC oscillators?
For example a fixed one at 20MHz and a 20-22MHz tuneable one.
Then you mix the outputs through a non-linear block - ideally a multiplier - and low-pass filter...
... OK, maybe this is more a joke then a good design suggestion :-)
Analog Circuit Design :: 05.01.2012 23:17 :: dave9000 :: Replies: 100 :: Views: 4258
It is a design of an intelligent meteorological station. It is an unusual project, able to predict the air temperature for the next 24 hours.
Artificial neural network was used for this purpose.
The station recor
Show DIY :: 24.01.2012 22:21 :: Vermes :: Replies: 0 :: Views: 360
Increase the clock period to remove set up time violations. Check for multicycle paths and false paths. Filter both of these.
I am not sure about asynchronous signals.
Just try nominal case for STA first
ASIC Design Methodologies and Tools (Digital) :: 01.03.2012 00:45 :: tariq786 :: Replies: 15 :: Views: 661
we send signals to friends and disconnect before they answer, so they can call us back, or know that we confirm an appointment operation. It can be very useful in many situations. Presented project is a prototype of a simple PC program for sending such signals.
Two dif
Show DIY :: 07.03.2012 20:20 :: Vermes :: Replies: 0 :: Views: 317
Have you checked configuration modes of multi-purpose select DIP Switch S2? You need to adjust the mode pins in BPI mode. Check UG534.
PLD, SPLD, GAL, CPLD, FPGA Design :: 23.04.2012 06:33 :: ravics :: Replies: 4 :: Views: 526
1. SDC : The tool will store below information in SDC .
1. Clocks and generated clocks.
2. Load and max slew values
3. Driving cell
4. IO delays.
5. Timing exceptions ( Max/Min delays, False paths and multi cycle paths).
2. The reason for bottom up synthesis , not to synthesize the hierarchical modules when you integrate the top level
ASIC Design Methodologies and Tools (Digital) :: 14.08.2012 08:37 :: sam536 :: Replies: 7 :: Views: 428
Previous
1
Next
Last searching phrases:
packet transmitter | patch corporate feed | complex parameter | spacing lines | design directional coupler | embedded image processing | siliconchip | frequency settling | matlab dac sigma delta | ldr circuits
packet transmitter | patch corporate feed | complex parameter | spacing lines | design directional coupler | embedded image processing | siliconchip | frequency settling | matlab dac sigma delta | ldr circuits