Search Engine www.edaboard.com
5 Threads found on edaboard.com: Nmos And Pmos Characteristics
I am trying to verify the IV characteristics of a pmos on cascade's probe station along with Agilent's parameter analyzer.. I am using a CD4007UB chip for the same. The source of the pmos is pin no 14 (VDD). The drain is a floating pin, and the gate is shorted with the gate of the nmos. What (...)
Analog Circuit Design :: 06-10-2013 03:21 :: Nikhil678 :: Replies: 5 :: Views: 935
When I replace my pmos with a
1. low resistance
2. high resistance in a an inverter and apply vin (0 to Vdd) to nmos how does the out put look like? Where does my Vout stand when Vin is 0. Does it stand at Vdd even when I have very high resistance?
Electronic Elementary Questions :: 11-06-2010 17:28 :: vvemuri :: Replies: 1 :: Views: 1107
If pmos is connected down and nmos on top ,
For input logic 0:
pmos ON and nmos OFF => output is grounded or logic zero (it will not be zero but Vtp)
For input logic 1:
pmos OFF and nmos ON => output is connected to VDD or logic one (it (...)
ASIC Design Methodologies and Tools (Digital) :: 03-13-2008 00:14 :: ramanav :: Replies: 5 :: Views: 1705
If I understand correctly, you are using descrete nmos and pmos to build up an OPAMP.There should be characteristics like saturation, Nonsaturation, inversion etc. There is nothing like it? Can you upload a page of the datasheet or put the code of the device in order to look it up?
Analog IC Design and Layout :: 03-28-2007 07:02 :: dkace :: Replies: 2 :: Views: 947
In cmos design, we always use the diode connected nmos and pmos transistors. Why it is called diode conected? Is it because its I-V characteristics like a diode connected bipolar one?I can not see a diode structure from the view of process.
Another question is about the diode in standard cmos process. (...)
Analog IC Design and Layout :: 04-05-2006 04:29 :: chang830 :: Replies: 3 :: Views: 2912