1000 Threads found on edaboard.com: Non Overlapping
suppose you have non-overlap clock f1 and f2, driving NMOS switches, and also f1_bar and f2_bar, driving PMOS switches. f1 and f2 must be non-overlap (not both 1 at same time), and f1_bar and f2_bar must be inversely non-overlap (not both 0 at the same time). However, f1_bar is directly derived from f1 by just direct inversion, so f1 and (...)
Analog Circuit Design :: 10-25-2004 00:01 :: terryssw :: Replies: 9 :: Views: 1780
from a single phase clock how to generate a two phase differential non-overlapping clock...
PLD, SPLD, GAL, CPLD, FPGA Design :: 04-20-2006 02:00 :: deepa :: Replies: 7 :: Views: 1500
can anyone plz tell me how to construct a pseudo two phase non overlapping clock generator using cmos transmission gates or using 2 input nor gates...
PLD, SPLD, GAL, CPLD, FPGA Design :: 11-18-2006 16:44 :: hawks4peace :: Replies: 1 :: Views: 1548
I need three phase non-overlapping clock paper or other material, not two phase.
I can not find anything about three phase non-overlap clock, could you please share yours?
Analog Circuit Design :: 11-27-2007 19:44 :: iamxo :: Replies: 2 :: Views: 1454
I have research in watermarking and I am confuse about which techneque should i use.
can any one help me how i partition the image into non-overlapping blocks?
Digital Signal Processing :: 01-11-2010 23:29 :: abdom45 :: Replies: 1 :: Views: 823
Good day EDA fellows...
I'm having this 3 output non-overlapping clock generator circuit.
I'm having concern regarding those 2 MOS (drain and source connected). What's their purpose?
Thank you very much for spending time on this
Analog Circuit Design :: 09-30-2010 07:45 :: allennlowaton :: Replies: 5 :: Views: 2093
Does anyone know how it works non-overlapping clock generator?
The circuit takes a clock signal and generates a two-phase nonoverlapping clock.
The amount of the separation is set by the delay trough the NAND gate and two inverters on the NAND output.
My question is:Why these clock signal must me (...)
Electronic Elementary Questions :: 10-02-2010 11:25 :: andrea22 :: Replies: 11 :: Views: 1809
I am designing a CMOS Dickson charge pump. The charge pump works fine when using ideal non-overlapping clock sources (vdc from analogLib).
The problem arises when using a clock oscillator (or even an ideal source) and apply it to a circuit to generate the 2 non-overlapping clocks.
When testing the clock (...)
Analog IC Design and Layout :: 02-28-2011 05:21 :: khaled2k :: Replies: 15 :: Views: 1588
A simple clock generator would be a constant current feeding into a cap and using a comparator to look at cap slope to Vref ~ compare and reset cap and repeat. This comparator then just flips a D flip flop which then generates your 50K clock. Then you make an non overlapping nand latch to make your phi1 and phi2.
hope this helps
Analog IC Design and Layout :: 03-21-2011 14:40 :: jgk2004 :: Replies: 5 :: Views: 721
I am designing a high speed track and hold in Switched-Source-Follower topology. But I don't know whether the clock signals should be non-overlapping or not.
I have read a lot about the Switched-Capacitor type, and understand their clock signals should be non-overlapping. But what about SSF? I don't remember (...)
Analog Circuit Design :: 06-01-2011 10:43 :: Swordsman9 :: Replies: 0 :: Views: 431
I think the second one can work too.
I am trying to make a two-phase non overlapping clock generator for my SC integrator. can u plz tell me why people use such a professional clock generator as this
Analog IC Design and Layout :: 10-17-2011 04:30 :: leo_o2 :: Replies: 7 :: Views: 931
How we do overlapping and non overlapping checks with Temporal Expressions? Could you please explain with an example? Thanks in Advance
ASIC Design Methodologies and Tools (Digital) :: 06-24-2012 09:39 :: kumar33 :: Replies: 0 :: Views: 245
You might see alternatives with NAND and odd # inverters.
The inverters set the majority of the nonoverlap dwell but
the phasing has to give the logic what it needs for the
active phase to be logically unique.
Analog IC Design and Layout :: 06-20-2013 13:19 :: dick_freebird :: Replies: 3 :: Views: 364
The size difference really depends on what type of non-scan and scan flip-flop you are talking about.
In general, the mux-D scan flip-flop has the smallest area increase (a single mux), but if you have a dedicated scan output, then there is some bufferring involved.
The next area-efficient flip-flop is the clocked scan, where you usually have a s
ASIC Design Methodologies and Tools (Digital) :: 09-07-2011 00:31 :: ckshivaram :: Replies: 1 :: Views: 1019
Hello sir. I am reading about lockup latches. Sir how exactly lockup cell removes the hold violation? And sir why we do check setup analysis in next clock and not at the same clock? If first clock for destination clock laging the source clock and during that time if data can settle then what will be happen? And why we are not using lockup latches f
ASIC Design Methodologies and Tools (Digital) :: 09-10-2013 05:18 :: deepen talati :: Replies: 0 :: Views: 318
As you are designing non-overlapping sequence detector, if circuit is in E state and it gets input 0, it will go to state A with output being 0. You will write it as 0/0.
Do you need any other help with state machines?
All the best!
PLD, SPLD, GAL, CPLD, FPGA Design :: 02-20-2014 12:50 :: Rohitchampion :: Replies: 3 :: Views: 694
Im designing a switched capacitor sigma delta A/D converter so i thought it would be appropriate to use a switched capacitor CMFB circuit in my fully diff. folded cascode opamp.
I pretty much got the opamp circuit right except now i want to turn it into a subcircuit in SPICE. Since the CMFB circuit runs with non-overlapping clocks
Analog Circuit Design :: 07-07-2004 07:17 :: cjupiter :: Replies: 3 :: Views: 2595
For non-singular integrations (non-overlapping triangles) you should use a N-point gaussian quadrature rule. 1, 4 and 7 point rules are very common.
For overlapping triangles (EFIE formulation) you should use singularity extraction. For the analytic part you can use the relationships in the following paper:
T. F. (...)
Electromagnetic Design and Simulation :: 10-04-2004 10:34 :: FMMDude :: Replies: 4 :: Views: 1585
Timing analysis of latch design is difficult. Over a large design, timing analysis becomes impossible.
In the past, latch-based designs have been popular, especially for some processor designs. Multi-phase, non-overlapping clocks were used to clock the various pipeline stages. Latches were viewed as offering greater density and higher performance
ASIC Design Methodologies and Tools (Digital) :: 12-17-2004 01:21 :: diablo1222 :: Replies: 1 :: Views: 1469
You will always find a glitch at every transition. But how major is it depends on where the code is changing. For example, in a 4 bit DAC, you will see a max glitch where there is a transition of code from 0111 to 1000. But you will also notice glitches during the 0011 to 0100 transition and so on. The reason for these glitches are :
Analog Circuit Design :: 04-06-2005 02:26 :: Vamsi Mocherla :: Replies: 10 :: Views: 852
As far as I can see, you have two options to solve the problem:
1) Digital solution: digitize these two inputs and perform the subtraction in digital domain, or
2) Use switched capacitor circuitry with two non-overlapping clock phase to get the V1-V2 function you required, if the sampled nature of signal processing is allowed.
Other pure ana
Analog IC Design and Layout :: 04-08-2005 03:38 :: willyboy19 :: Replies: 12 :: Views: 1077
Thanks for your input!
If we do not consider the overhead of two-phase non-overlapping clock and suppose the gain accuracy is not very critical, what is the criterion of choosing opamp structure between sc circuitry and conventional method ?
Analog Circuit Design :: 07-17-2005 22:42 :: jordan76 :: Replies: 6 :: Views: 1867
I got a question for the step response configuration, which I have not thought about clearly.
My opamp is single stage fully differential fold-cascode OTA to drive capactive load. The CMFB is switch capacitor circuit.
When I tried to test step response, I used unity gain feedback configuration (shown in figure (a)) and go
Analog IC Design and Layout :: 08-10-2005 00:29 :: ethan :: Replies: 3 :: Views: 1278
If the charge have transfer over, the transfer function has no changes due to the non-fifity percent duty cycle
Analog Circuit Design :: 08-11-2005 02:33 :: sunking :: Replies: 7 :: Views: 1126
How long we have to design the time gap between two phases. For example,
the clock frequency is 1MHz, how about 3nS time gap? it's enough?
2)The common mode bias to switch
Can we only use resistor divider to generate a voltage to bias the common mode
node of switch? or, we need to make a low impedance to the cm node
Analog Circuit Design :: 09-16-2005 13:42 :: hebu :: Replies: 0 :: Views: 734
i need schematic & W/l values , Trade off between speed & powerconsumption
Electronic Elementary Questions :: 03-24-2006 10:36 :: RomiOoOo2013 :: Replies: 0 :: Views: 677
A popular clocking scheme is the two-phase clock, which consists of two signals called 1 and 2 that alternate being on and off .These values are generally nonoverlapping such that they are never both on at the same time (one must go off before the other goes on).
Analog IC Design and Layout :: 05-17-2006 00:16 :: analogartist :: Replies: 2 :: Views: 2648
How about using voltage doubler to generate the four phase clocks and then use these clocks to generate the high voltage?
You will need an oscillator that generates 4clock phases. Then with this you will need to make the nonoverlapping clocks for your circuit. Without non overlapping you will reduce the efficiency of your
Analog IC Design and Layout :: 07-14-2006 03:59 :: cretu :: Replies: 7 :: Views: 1646
when i'm dealing with the simulation of a fully differential opamp in spectre,a puzzle baffle me.The schemetic and result is as follows.
Common mode voltage selected by me equals 900mV,i use sc common mode feedback and telescope opamp for simplicity.i use this closed feedback(T&H) to achieve doubling the input volta
Analog IC Design and Layout :: 09-18-2006 12:23 :: melc :: Replies: 3 :: Views: 2134
I am designing a switched capacitor Voltage Doubler as shown in the attached figure. Its based on the cross-coupled configuration. The problem i am facing is that the 2 nmos transistors (cross coupled) are always off because the Vgs=0. How do I bias them so that they are on? If possible can someone explain how I go about designing the ci
Analog Circuit Design :: 09-27-2006 05:20 :: suhas_shiv :: Replies: 2 :: Views: 2247
By using orthogonal subcarriers, OFDM allows overlapping of the subcarriers without having ICI and almost 50% bandwidth is saved compared to the traditional FDM which uses non-overlapping subcarriers and needs guard bands to avoid ICI.
the orthogonality of OFDM subcarriers come from the fact that they are chosen such that they are (...)
Digital communication :: 01-21-2007 08:06 :: amihomo :: Replies: 4 :: Views: 1556
Of course each channel have its own frequecy band......but you should know first which type of Wi-Fi standard you are currently using....IEEE802.11b/g/a/h....and then google it or WiKi to know the non-overlapping channels for each one so you can use them in your Access Points at the same area without shielding your antenna....this is the be
Network :: 03-16-2007 10:47 :: Abo Saker :: Replies: 4 :: Views: 682
Hi DFF not necessary. Use a simple latch (two inverters + two switches as given in every digital design book) . Remember using non overlapping clocks for different latches.
Analog Circuit Design :: 09-09-2007 08:11 :: bbbb :: Replies: 3 :: Views: 612
well, i THINK that this is usually dependent on the clock frequency, also the kind of application this dff is used in.
like if u are talking about multi-phase clock generator used in ADCs then the trise and tfall have to be lower than a certain limit not to violate the non-overlapping clock condition and also not to cut from the allowed period f
Analog IC Design and Layout :: 12-14-2007 06:35 :: safwatonline :: Replies: 7 :: Views: 1170
Can anyone provide me the reference to generate the non-overlapping clock generator (with earl phasing) and a divide by 8 circuit?
Analog Circuit Design :: 01-08-2008 05:59 :: rampat :: Replies: 2 :: Views: 476
channels overlap in 80211b/g. there are only 3 non overlapping channels. channel 1, 6, 11.
yes. BW is same, but channels in 5GHz don't overlap.
RF, Microwave, Antennas and Optics :: 03-16-2008 16:57 :: kevinj :: Replies: 5 :: Views: 648
The Cirond paper mentioned in the last link deals with some
overlapping using 4 channels in
Digital Signal Processing :: 03-18-2008 12:15 :: jallem :: Replies: 4 :: Views: 1558
You can use Switched-capacitor type with non-overlapping clock for up to 13~4bit resolution.(two stage opamp or gain booster)
For more resolution, you can use gate-bootstrapping technique.
There are many helpful thing in S.Lee 's thesis.
Analog Circuit Design :: 04-03-2008 19:20 :: ljy4468 :: Replies: 2 :: Views: 535
I'm designing an integrated voltage doubler. The power is in the range of 20 uW. The supply voltage is approx. 2 times bigger than Vth. Since I use integrated capacitors, I have ~20% of parasitics associated with them. The other losses stem from parasitics of MOSFET switches. I use a non-overlapping clock.
:arrow: I get consider
Analog IC Design and Layout :: 04-10-2008 10:39 :: malizevzek :: Replies: 1 :: Views: 779
Do you use non oversampling clock. Can you draw timing diagram?
Analog Circuit Design :: 04-23-2008 15:57 :: pixel :: Replies: 5 :: Views: 664
plz send me materials or links related to design a vhdl code for mealy and moore finite state machines for overlapping and non-overlapping binary sequence detector and its state diagrams.
thanks in advance
PLD, SPLD, GAL, CPLD, FPGA Design :: 04-21-2008 05:11 :: vijayganesh :: Replies: 2 :: Views: 1561
Before doing switch cap i had implemented the ladder filter in active rc where the gain was -6db and corner frequency of 30K, inorder to implement by switch cap we should replace the resistor with that of non overlapping clocks and caps.
When i had replaced the resistor by switch cap then the gain fall dowm to -18.95db and corner freq was aroun
Analog IC Design and Layout :: 05-27-2008 18:26 :: shady205 :: Replies: 15 :: Views: 863
Pamela, the water has certain conductivity, did you take that in consideration?....
for other hand the model may not work if the
whole "antenna" suddenly is inmerse in water. I think it should
have at least non overlapping of structures of different materials,
most likely is not your case since otherwise HFSS will give you
Software Problems, Hints and Reviews :: 06-25-2008 12:57 :: jallem :: Replies: 8 :: Views: 3025
Just use two non overlapping clocks to switch the switches on and off .hence the input signal will get modulated ie multiplied by a square wave n in the output again use a similar pair of switches to turn on and off which is equivalent to the demodulation operation.
Analog Circuit Design :: 07-28-2008 07:43 :: luckypearl25 :: Replies: 4 :: Views: 972
you can find answer in almost every textbook. normally you need to generate nonoverlapping logic first, by delaying the original clock and then pass it through NAND gate with the original signal. or more complicated one.
then you may estimate the load of control logic, and scale the output buffer.
Analog IC Design and Layout :: 08-06-2008 09:16 :: nus_lin :: Replies: 14 :: Views: 3013
What is the real or optimum value of the non overlapping time of the two clock phases in a switched-capacitor CMFB circuit used for an integrator? What about the rising and falling time of the clock? Does it have any relation with the clock period? In my simulations the non overlapping time has a great effect in the circuit (...)
Analog IC Design and Layout :: 08-07-2008 09:18 :: naalald :: Replies: 1 :: Views: 745
it refers on what you want to test and your design (non overlapping clocks et.c for switch cap circuit et.c). Give more info.
For the analog part, try sinusoidal signals in the input.
For the digital part you can do it separately and verify with Matlab.
Analog IC Design and Layout :: 10-20-2008 15:00 :: mitrobge :: Replies: 1 :: Views: 931
Let me describe my problem:
2 basic sample and hold stages ( driver-switch-sample cap ) are cascaded. The first sample and hold cap is sampled first and the switch to the other sample and hold at that time is open ( not conducting ).
After that the switch of the first sample and hold is openend ( some charge injection canbe observed ).
Analog IC Design and Layout :: 01-15-2009 12:46 :: E-goe :: Replies: 2 :: Views: 1292
I am working to implement a human tracking system for multiple cameras with non-overlapping field of views.
I propose to use multiple webcams for real-time acquisition and processing of the video; tracking the persons maintaining their unique identities; also making the system less effected by illumination, calibration, etc.
Which software sh
Digital Signal Processing :: 02-03-2009 10:47 :: unkn0wn :: Replies: 1 :: Views: 6670
Hello, I composed a schematic in Vituoso with 2 TG(4 transistor at all), these transmission gates are in series connected (from in to out). And between them, I placed a capacitor, lets say 10pF (or 50pF) to ground. The switches are driven from an non-overlapping generator( made by 2 'vpluse' sources, each one having T=5ns period). All is ok. From t
Analog Circuit Design :: 02-06-2009 06:38 :: dexter_ex_2ks :: Replies: 2 :: Views: 893