Search Engine www.edaboard.com

Osc Simulation

Add Question

1000 Threads found on edaboard.com: Osc Simulation
Hi Dear friends I m looking for a PLC simulation software with s5 compatibility. Also i have a PLC s5 100U but i didnt program it yet. Do you have a schematic to build a link cable to connect it with my PC? TIA
Hi all, I need a good post synthesis simulation tool for fpga designing. I also need a good test generator, but i don't know what is the best.
when multi-signal input mixer. I want to get the power of the intermodulation signal. The HB method can't get the right answer. could you give me a good model to simulation it.
i would like to simulate my entire circuit containg 74 series ic and 2 fpga . i would like to see the pspice simulation of the entire circuit alongwith the fpga code. i know it can be done in multisim and i have done it for small vhdl codes. it is no good for large program. can it be done in orcad 9.2 or PSD 14.2? what are the other tools which
Could someone tell me how to do Gate Level simulation? Thanks
Here is a site with some samples of semiconductor simulation GUGA
Antennas, simulation software, examples etc.
sometimes when I use ADS moment to simulate a circuit ,there could not to get into solve the problem,the message says:since no cti file could be read,no dispaly file be write..... what's the reason of this and how to solve it? every I must reinstall ADS and the problem diapear. are there any other method to solve? expect anyone there can tell m
Hi Cadence Schematic simulation w/Spectre 1. * -> t tnx
Hi simulation with Hspice 1. -> t tnx
Hi simulation with Verilog-XL 1. -> t tnx
Does anyone have some opinion on comparing these two programs on Power Electronics circuit simulation?
SPS simulation WITH SPICE3
Hi,all I use xilinx ISE and modelsim to design a project . Although the final output is like what i wanted , I get a error indication in modelsim consol after postmap simulation as following : Error: d:/Xilinx/verilog/src/simprims/X_LATCHE.v(64): $width( posedge CLK:9939316 ps, :9939656 ps, 1400 ps ); can anyone explain this error
HI, Good site for simulation software
any one has has any experiance with simulating a design, which uses Virtex-IIP's powerPC uProcessors? Can any one describe me what are smart models, and what is SWIFT? and if I need Synopsys Model Compiler for my functional simulations?
Hi, I am looking for some component in Delphi for simulating fluid movment. For example: fluid moving in a pipeline, valves, filling tank ..... If anyone have an idea.... M
Hi MEMS CAD and simulation Tools This area describes design and simulation tools of interest to the MEMS community. 1. -> t tnx
Hi, I have to simulate the open loop gain of a differential ampllifier (to get ft and phase margin) at several temperatures and DC input levels. What I normally do is to put the amplifier in closed loop, in the non-inverting input I apply the DC level that I want and I make a DC simulation at a given temperature. Then, I got the output DC lev
Hi, I have to simulate the open loop gain of a differential ampllifier (to get ft and phase margin) at several temperatures and DC input levels. What I normally do is to put the amplifier in closed loop, in the non-inverting input I apply the DC level that I want and I make a DC simulation at a given temperature. Then, I got the output DC lev
Hi, I have to simulate the open loop gain of a differential ampllifier (to get ft and phase margin) at several temperatures and DC input levels. What I normally do is to put the amplifier in closed loop, in the non-inverting input I apply the DC level that I want and I make a DC simulation at a given temperature. Then, I got the output DC lev
EMC Filter OS Win 3.1/95/98 Description ''EMCFiltr'' EMC Filter simulation Software
I need some suggestion for the analysis of Micro-Electro-Mechanical Switches. Thanks in advance.
simulation of Noise Performance in Circuits and Systems
Circuit simulation for Full-Chip SoC Designs by Mentor
Hello i brought some libraries from a friends computer, for i need to simulate some schematics, and i keep having an error like the one below, for each transistor i have on the schematic: "Model BC107 Used by Q_Q1 Is Undefined" Does anyone knows what this is about? i tried to do everything. Regards, and thanks asena 8)
Every time when I do the gate level simulation, I get a lot of troubles such as the simulator is dead, the result is not waht I want, ..., I am wondering if my method has some problem. Any good book about the flow chart to do Gate level simulation (including the EDA tools) for ASIC and FPGA? Thaks a lot.
Hello.. What other tools are currently available that will simulate designs created using CUPL (Atmel WinCupl). Atmel supplies a tool call WinSim, which leaves much to be desired. Does ModelSim,etc recognize the output format(s) of CUPL? Your thoughts would be appreciated.. Thanks.. :P
Anyone gets S-Parameter simulation script(matlab or perl etc) to do freq / time domain simulation?
SimPLL V1.0 Demo User friendly PLL Design and simulation Software This Demo includes an interactive tutorial which demonstrates PLL phase noise optimization, reference spur calculation, non-linear effects in transient responses and more.
Hi: do anyone have I*B*I*S simulation tool inforamtion. what kind tools is used to simulate I*B*I*S model. which one is good? which one have c*r*a*c*k l*i*cense? bests kinysh
Please help.
Has anybody some experience with a simulation of PM DC-Motors ?? Especially with the back emf !! Thank you very much Regards
Where to start to simulate this funny circuits, how to put it into HSpice? Any suggestions? Please help! Thanks.
Any one can tell me how to use Xilinx ISE 4.2 to do the simulation after synthesis? If there any library needed? And how to extract the parameters from the result of synthesis?
Hi, Can I use modelS/Im to simulate edif files . i am using Active H/D/l for edif simulation. After FPGA synthesis (output netlist is in edif format )how can simulate it with model/sim. If I cant. Is there any other way to verify synthesisd output with modelsim tnx
When Ansoft designer will be officially released ? Sometimes , I could feel that Serenade Design Suite is more suitable for some certain MW problems. Especially osc analysis and simulation is unique regarding to ADS. And sometime this gives more accurate results in Harmonic Balance simulations than AD and the others. The first simulator (...)
Hi I am interested in lowfrequency RF-simulation, and I wonder if there is a software that lets me simulate circuits with various types of tapped inductor and tapped transformers. Especially I want to simulate an AM-demodulation stage with an inductor cupled to the transistor collector, an inductor at the emitter an iron core that couples th
thank you! would you spare some time to introduce the flowchart of circuit simulation?
HI, Friends please find a link a good simulation software with no limmit and free of charge Regards Fragrance
Hi How to use matlab or smash (behavior language) simulation A/D convert ENOB INL, DNL... and have anyone have silgmaDelta A/D convert how to use RTL implement Digital Filter .. thank you ..
I have installed @DS 2002C and run under float license. i can start the software and load design, such as integrator example under ../example/tutitor directory, but if open the project and run the simulation command from the menu, the message display "can not load sdfstars". Is there any setting need run the simulation?
Dose m*ultisim2001 simulation reliable ? thanks bobi
Hi A simulation Tool for MEMS Devices Much like SPICE does for circuit designers, SUGAR provides for MEMS designers a tool for quickly specifying their devices in a netlist type format and analyzing their devices with different simulation and mathematical techniques. 1. h**p://www-bsac.eecs.berk
Hi This is material of a PLL simulation.
Hi Friends, Here is a useful document which tells u how to do mixed HDL simulation using NC-Verilog and NC-vhdl.Just check out. Regards, - satya
which is the better software of simulation for the pic 16x8xx and picbasic?
when post-simulation with xilinx's ISE4 ,I add glbl.v to my top module: `include "glbl.v" reg GSR; assign glbl.GSR = GSR; reg GTS; assign glbl.GTS = GTS; initial begin GSR=1; GTS=1; #100 GSR=0; GTS=0; end what's wrong with me ?
Hi, Can someone tell me what's the difference between the two types of simulation?? as i know, after synthesis and post layout, i can get the timing report and back annotation sdf file, and the gate level netlist. Should i use the sdf file to simulate using Modelsim/Nc-sim in RTL level?? i can get more accurate timing to verify my RTL funct
if u sim. only the netlist mentioned with a pulse voltage source and without feedback, this spike and even oscilation of output voltage will take place! this is due to BAD start up; u must use soft start (small duty cycle st start up that increases slowly with time) if not u will see a large spike/osc. at output node voltage and inductor current


Last searching phrases:

ccs lcd | ccs i2c | r2r dac | ldo amp | plc avr | pcb and sch | amp fet | plc avr | 108 mhz | spi c18