Search Engine


Add Question

Are you looking for?:
reduce cap , lvs reduce , sar reduce , reduce delay
1000 Threads found on Reduce
Recently i made some calculations on series fed patch arrays using array factor, etc.. But also it is interesting that using different tapered feeding lines it is possible to reduce side lobes. It is all about how much power will go to the patch. Most sources refer to some coefficient = 1/2, 2/3, 3/4,
Hi , how to reduce high logic levels (present in datapath blocks) duirng synthesis using design compiler through better optimization ? I need proper attrbutes / any other way which can be used during synthesis so that logic level can be reduced .
You'll have to reduce the clearance, which can be found under Design => Rules => Electrical => Clearance. You can specify a clearance smaller than the general board clearance using InComponent('U1'). The white parallel lines indicate that the trace is unrouted, and will disappear automatically when you're routing the board.
That current in that circuit will vary about 0.3% per degree C change in temperature due to the Vbe voltage variation of Q2 with temperature. Is that acceptable? P.S. What's the purpose of R1? That will reduce the accuracy (feedback gain) of the circuit.
sir i hv design cmos flash adc. vref is generated using nmos. but when i give this to comparator it will reduce the voltage from 1.62 to .8 how can i remove this error
sir i hav design different voltage level by mosfet as resister for my adc. but when i give this to my circuit the voltage will reduce to .8 volt from 1.68v or 1.56 v how can i solve this problem. i think there is loading effect there
hi raj, I'm not an expert on it, but I have somethings to share. - trans violations might come from big load as the previous pin drive. - to fix it, I think you need to use a stronger cell (of course you have to trade off timing/power/...) or break number of fanout (to reduce load) I have specified the max_trans value. But still i am get
`Hai every one, Can any one help me to reduce the noise with PCB for RE103 and CE102 tests. I don't have a much time to change my design and going for another new PCB. And i want to know whether it is possible to reduce the noise with out altering the design. Thanking you
I think to achieve GHz frequency you will have to reduce the gm/Id value (i.e. --> moderate inversion mode), which means reducing the transistor W/L ratio or increasing the drain current. S. the following (general) GBW (fT) vs. gm/Id plot: 115844
Hi Everyone, Just wanted to ask experienced antenna engineers, what is the expected sidelobe level, as i've designed a 4-patch antenna array with 10.5dB realised gain, but sidelobe levels of 2.5dB. Do you think this is acceptable at 12-13 GHz frequency? If not, can you suggest some ways to reduce the sidelobe level in array
Hello everyone, I'm having trouble reducing the spur in my subharmoniclly injection-locked ring oscillator. From literature I understood that reference spur can be reduced by ensuring that, F_ro = N*F_inj, where N is the frequency multiplication factor. I set up a ring oscillator in cadence and manually inject a pulse into it. I made my best tu
Feedback can only reduce the output voltage by decreasing the duty cycle. Looks like wrong transformer design or excessive ouput stage voltage drop.
I know voltage isn't amperage, but I have either a 12v or 5v source to choose from. This will be feeding a varying solenoid. The position I'd like it in will require 850 milliamps(say the instructions.) Since this isn't a simple voltage reduction I was wondering if you guys had any input. It would be even better if I could vary the amperage, just i
Decreasing the height of the substrate reduce the radiation loses but make the microstrip line thinner, with higher ohmic loss. Increasing the height of the substrate, the fringing fields from the edges increase, make the effective length of the line longer, and the input impedance of the line become slightly more inductive.
Try to keep the characteristic resonant circuit impedance √L/C Instead of reducing L only, reduce L and C by the same factor.
Probably you have not enough memory to solve your model. You can try to decrease the mesh ratio or use symmetries to reduce your model size.
reduce the width of the antenna for optimization . it may occur due to the boundary conditions, feeding points...etc
I am a beginner in embedded system is there any way to reduce the range of nrf24l01+.I am using 89s52 as my controller.
You can pipeline long combinational paths i.e. add registers at suitable points to reduce the combinational delay. This will improve your slack results...
Not offset per se. But if you operate a dead-balanced front end away from null (like for example, putting a Vdiff=0 input to a Vio=2mV op amp sample) you will reduce the observed AVOL about Vdiff=0 (it will be better at Vdiff=2mV). This is why op amp ATE setups tend to be closed loop with substantial gain elsewhere, so that the input can be force
Yes, you are right.. You can directly connect 3.3V output of Raspberry Pi to TRIGGER input of HC-SR04. It will detect 3.3V as HIGH LEVEL. But the 5V ECHO output of HC-SR04 should not be directly connected to 3.3V rated Raspberry Pi input.. It may damage it.. So you should use additional voltage dividing resistors to reduce 5V to 3.3V compatible wit
Besides a voltage boost function, you also need a means to reduce the voltage which isn't possible in basic boost topology. Considering the low current requirement, a separate linear regulator stage seems more appropriate than a buck/boost topology. Variable boost converters for low current can be found e.g. in flash/processor programming adapto
I don't know what is the clock selection for ADC you can reduce the ADC clock or do with delays between updates. void loop() { Volts_Reading(); Amps_Reading(); delay(1000); //use what ever makes your update smooth.. }
First check you are not overlooking the obvious. 1) Decoupling cap. next to chip across supply. 2) short leads to reduce inductance of wires try to get < few cm max on all leads 3) for ideal fast rise time waveforms avoid using scope probe with tip and gnd clip, instead use pin and barrel instead. 4) choose small cap to reduce drive current < ma
With stripline or microstrip conductor paths around 20 ps/cm you can design delay lines and select one of 40 lines. However stability of the delay is critically dependant on controlled impedance, layout etc. The delay lines would need to be match terminated to reduce reflections. Alternatively you can search for stock [URL="www.digikey.
Arguably, if you have DC, what is the capacitor there for at all. I suspect what you are refering to is a capacitor across DC supply rails, it would be there to reduce the effects of the inductance and resistance of the wiring which would both cause a voltage drop if a sudden load was applied. In that instance, the capacitor would be fitted to wo
You can try this: (1) Open a bitmap file in Paint. (2) Click "Save As". (Alert: avoid overwriting your original file.) (3) Choose tiff or jpeg as the format. (4) Open the new image in Windows Photo Viewer, to make sure it came out all right. JPEG is popular because it compresses large images, so that they occupy fewer kB. Transfer times are reduc
Actually the Op Amps clip the sine wave from linear feedback in 1&2 In 3, the diodes increase the feedback and thus reduce the gain to soften the limiting and prevent clipping which is preferred.
Hi, I have a design with 2 waveports and 1 lumped RLC surface that simulates a capacitor. I have changed the RLC surface into a lumped port to have a 3x3 Z matrix, this way I can change the values of the lumped capacitor in post processing and reduce the 3x3 matrix down to a 2x2 matrix : V1 = Z11*I1 + Z12*I2 + Z13*I3; V2 = Z21*I1 + Z22*I2
hello it seems this sensor deliver a signal trough a capacitor, and need high impedance entry this simple interface wich use only one transistor could be enough .. a zener to limit positive input and a diode connected to +5V DC supply if overvoltage , input imedance decrease a lot , so reduce voltage at very low value.. Another diode shun
what type of fans are they have a pwminput that you can use to reduce their speed so that the battery will last longer....or alternatively , you may be able to use a buck converter to reduce the voltage to the fane so that they draw less current and go slower, again making the batt last longer
Hi, I build Simple ECG circuit it works well. my problem is that when I disconnect cables from body output display 50Hz Noise with full scale peak to peak voltge 0-5volt. when I touch Metal part of circuit like USB output Noise reduce. so how I can solved my problem that when cable are disconnect output goes to 0volt? any help would be greatly app
i am doing project on mimo antenna using complimentary split ring resonator(cssr) 1) it is operating in 2.45GHz 2) to reduce the size of the antenna iam using cssr 3) ADS is the software used for this design
hi i m designing mixer and using current helpers to reduce current through switches, so when i apply ac signal , from where this ac current should flow i mean all ac current pass through switch or partly current can flow through switch and helpers. Your question is quite confusing. Do you try to DC-bia
What you describe is of course not a synchronous buck converter. The body diode can be expected to show worse performance than a regular rectifier diode, but you should review the transistor specification details. In some cases, a synchronous buck converter can be mode switched to asynchronous operation to reduce losses at low output currents. C
You NEVER EVER make a common-emitter amplifier like that. The base current for one transistor part number has a wide range (the hFE value) so some transistors will be saturated (high hFE) and other transistors will be cutoff (low hFE). Negative feedback is needed to effectively reduce the range of hFE and to reduce the distortion. An emitter resist
You need an encoder to reduce the pin requirement. This encoder is one example of reducing the pin counts. You have to find one that suitable for your design. All the best.
Glass has a permittivity of around 4 , the same as paper and circuit board material. Being a good insulator, it will not affect the conducted field at 1MHz however charges may accumulate on contaminated air or surfaces which may result in a partial discharge in a tiny gap < 300Vpp, so keep it clean. Light weight gasses may also reduce the diele
I disasgree! I see no way you can put the PIC to sleep and wake it up when it detects a shorter distance. It can not detect the distance while asleep. Presumably you pulse the ultrasonic sound and time the echo to find the distance. The only way you can reduce consumption is to send the pulses less frequently and shut down unnecessary peripherals
1) For optimal detection the gap should be less than the sensor width, which means any runout (wobble) must be smaller to avoid collision. 2) heat wont bother the sensor, but will reduce magnet strength but smaller gap will improve sensitivity. All you need is 10mT pp to exceed hysteresis which is slightly more than a fridge magnet 3) circuit
Hi, I have some basic idea on how clock gate works & how it may reduce power consumption. Here is a scenario I am curious with: Says I have a design, and I have a bundle of configuration registers. For operation purpose, I just need to write my configuration registers for once when I power up my IC, and I only read these registers values without
Volatile solvents are slightly acidic to reduce surface tension while it is heating up so it becomes liquidus and spreads out then boils off all the flux before it cools. Look at recommended solder temperature profiles and reduce the air flow to minimum to prevent premature drying the entire process might take a minute. If the board is copp
Electrical heating of a wire is caused by the voltage times the current. To reduce the heat then reduce the voltage, reduce the current or reduce both. A transformer does not get hot when it has no load because it operates from AC, not DC. But your solenoid is simply a piece of wire with DC in it so its inductance does not (...)
It is an input filter to reduce EMC to meet compliance requirements. Normally, you will design the filter after measuring the attenuation required at a certain frequency to meet a specific emission's standard. So after doing a pre compliance measurement with an LISN box, you will know which frequencies need attenuation to meet the standard.
do you have pull up on Tx pin ? you can reduce the value as low as 470 ohms and pull down on Rx pin ? value about 2,2K to transmit signal with low impedance..and reduce problem due to noisy environement.. You can also add CMOS trigger defore RX input.. like 74LS14 (TTL) or CMOS CD4093-B or MC74VHC1GT14 or ...
Hi I wonder if someone could help with this question. What is the breakdown voltage of solder resist. I have seen a value of 500V-1000V/mil. So can solder resist be relied on to reduce the track distance between 240V mains live, neutral and earth. If so what would be the minimum track distances for 240 main with solder resist or does it have
12V, 150W => more than 10amps! what size of wires do you use for power supply , and especially for ground wich is common for MCU and Motors? Add also big capacitor accross the lipo battery output .. to reduce the noise on the power supply. Add also a 100?H inductor on the input line of LM2576 3,3V... For noisy environment, maybe the use of a
The reason is that there is coupling between the array elements. One element by itself will not behave in the same way when it is affected by its neighbors. You can reduce the coupling by spacing out the elements, or using coupling mitigation techniques such as DGSs or EBGs.
Yeah your feedback compensation needs some tuning. You have a lot of ringing, but the low frequency gain is also too low. Try increasing your zero frequencies while decreasing your pole frequencies (basically reduce your k factor ).
how to reduce heat generated across regulator due to mq6 sensor?