Search Engine


Add Question

Are you looking for?:
reduce cap , lvs reduce , sar reduce , reduce delay
1000 Threads found on Reduce
If you built the Correct Circuit, using Pins 1 & 8 for gain, it would probably be better. And Anytime your Powering HEADPHONES from ANY POWER AMP, You should Include a 100 Ohm Series Resistor going to the Headphones. Both these Will reduce that Noise. The Resistor will protect the headphones from getting too much Power and protect your Ears from
Referring to you original question, a possible configuration to reduce errors by non-ideal core is a compensating feedback circuit that zeros the total flux.
Considering that the compiler that you are using could be already configured to optimize program memory usage ( usually to detriment of speed ), even on this case it is always possible to reduce the code size by better structuring the program, and it is achievable only depending on the inventiveness of the programmer to have creative insights, and
Is there a way to reduce congestion in a perticular CLB. If I have a report that says the top ten most congested CLBs are CLE_M_X74Y125 and CLEL_RX74Y125 ? what can I do with this information to reduce congestion in the design ?
Apart from following good layout techniques, are there any other methods?
Hi, I am trying to measure AC rms voltage using PIC microcontroller. I have attached the circuit for measurement. I am connecting a 3V step down transformer out to the input of the circuit.The feedback capacitor has been added to reduce the noise, but I am getting noise if I add this. This is getting smooth after the low pass filtering. Everyt
The LA7693x series is a single-chip video and sound processor IC with a built-in microcontroller that supports all of the different worldwide broadcasting systems. The IC provides fully integrated solution to rationalize the design of color TV sets, increase productivity, and reduce total costs.
133629 Is it ok to add a potentiometer parallel to constant current source(CL2 see attachment) and LED to reduce the LED intensity(see my schematic in attachment). or if i am going to use TLC5916 to drive 8 Parallel led 133633 and add parallel potentiometer to each LED to reduce the intensity manual
Read the discussion thoroughly. It's assumed that the primary inrush current is caused by missing current limiting means in the secondary, inserting a secondary inductor would reduce both. It's however still unclear if the post #1 schematic is meaned as forward converter or a flyback with flawed polarity mark.
Thanks you. The original input compensation network has one compensation stage. Now I change to two compensation stage, which greatly reduce the low frequency gain.
I don't understand two parts in my text book. "for a simple common source How can we reduce the input-referred noise voltage? Equation implies that the transconductance of M1 must be maximized. Thus, the transconductance must be maximized if the transistor is to amplify a voltage signal applied to its gate whereas it must be minimized if the tra
since an antenna is, by definition, an electrically large object, you can not do a lumped element analysis of it. WHY would you want to terminate an antenna anyway? that would reduce the transmitter efficiency you heat up your termination.
Can we transfer the source code written in C to Beaglebone in some efficient way ? Is there some way out to reduce the development timeline ? :thinker: Obviously all the I/O has to be mapped or some reworks can be expected.
The motive for posing this questions arises from a difference of analysis between a colleague and myself. Our general environment is in the construction of an analog front end which takes in signals to an instrumentation amp in the low microvolt range. followed by a gain stage, which then feeds a 24 bit delta sigma converter. My understanding
NO you are driving a DC motor at less than 10% of it's rated voltage so there is little back EMF to reduce the current. It is like driving a car from a stop light in 5th gear
Changing RTL is always the easiest option. Have you got register merging turned off? Than can help reduce the register fan outs. All false paths and multi cycle paths specified? Finally you can try overconstraining a single path using a set max delay, but this can often make it harder to route adjacent nets and is a rather tedious job. Why can't
Wanted to ask "How to choose voltage rating of SMD ceramic capacitors"? It depends. AC or DC voltage load, low or high permittivity dielectricum. For the latter, you may reduce the voltage to 50 % of the rated voltage due to the capacitance drop versus applied voltage. - - - Updated - - - By reading manuf
Assuming it's not, in fact, the B terminal? Give us a picture, or something. Could be a field plate to control the nasty low quality oxide at the base surface, in which case tying to the emitter (or most positive potential) could stiffen up the surface concentration and reduce the injection of "doomed" carriers (destined to recombine at that sur
The shown topology can be expected to generate even harmonics due to the asymmetrical current mirror RF input. Should try a standard Gilbert topology with a differential RF input. Or reduce the RF input level.
You just need to reduce the current for a given W/L to enter subthreshold.
Don't use thermal spokes for RF PCB (L1 ground pad). I don't see an actual CPWG structure, rather a micro-strip with distant ground via fence, impedance is mostly that of the pure micro-strip. You could however taper the center line and reduce the ground separation towards the end. Or leave everything as is and put some series inductance for
2GBps would likely require at a minimum 16-bit transfers using a parallel bus @ 125 MHz, I would probably go to 32-bit just to reduce that clock rate down to 62.5 MHz SDR or stay with 16-bit DDR. It might be better to use a transceiver based solution a single 2.5Gbps SERDES link would suffice. Your budget seems low, as most of the boards Xilinx and
Hi, is it possible to drive EEPROM or some other chips like accelerometer and ... VCC directly through MCU IO ?!! i'm thinking of it in order to reduce components count (not using on/off transistor for VCC of each chip) and also reducing power consumption in those chips less than even power down modes by cutting off VCC. the max current co
Your hand is probably radiating ambient 50/60 Hz mains hum. Our bodies pick it up like an antenna, from all around in the room. A sensitive input pin (or mosfet gate, or transistor bias pin) easily responds to it, if the pin is unconnected and allowed to 'float'. What value is your pullup resistor? You may need to reduce its value. 4k or 5k is rea
Subharmonic oscillation cannot happen at small signal. It is a large signal phenomenon which appears in peak current mode, mainly when the duty-cycle is greater than 50%. Definitely this is not our case. Just reduce the number of turns of the inductor and you will get the right fundamental frequency.
Hello All, I am trying to synthesize AES encryption algorithm in vivado which was uploaded on open cores as shown in the link below When I synthesize it, i get the following errors IO Placement failed due to overutilization. This design contains 258 I/O po
Hello, i found a graphical LCD driver chip, NT7538 i.e. ( other LCD controllers have same mode too) in the datasheet, about "standby mode" is written: "Standby Mode Stops the operation of the duty LCD displays system and turns on only the static drive system to reduce current consumption to the minimum level required for st
Your attachment does not work so we do not know the function of the circuit. The AD8610A low noise opamp has a typical open loop gain of 250 at 100kHz. Is it needed to reduce 100kHz distortion? It costs 2.8 times more than an OPA134 audio opamp that also has low noise and has an open loop gain of 100 at 100kHz where its distortion will be about 0.
What about you reduce delay times by a factor of 1:50 for example? The above routine is doing absolutely nothing for 1.4 seconds (even w/o accounting debounce time), and writing in 6 memory locations in perhaps no more than a hundred millisecond. The whole funcion at all is masking the read of the Button() exectution for a long period.
hello friends i want to simulate 2 layer pcb and calculate s parameters. this 2 layer pcb have complex structure . in cst micro wave studio with frequency domain solver its have too long time for simulating and not appropriate . can any one help me to reduce thats needed time for simulation ? :cry::cry:
Realistically you're never going to see hold violations for that situation where the source and destination flip-flip (and therefore clock) are the same. Hold time violations would be far more common for inputs coming from a different (and therefore potentially skewed) synchronous clock (an async clock may of course create hold violations but won't
Hello All, I was looking for an optimized way to synth and implement multiple runs in parallel if possible ? The design is huge with 90% utilization, so it takes 5 hours to synthesize and 11 hours to implement. What are the ways to reduce these run times ( I cannot modify the rtl codes, I know there are combinatorial loops ) Also How can I
The aim is to prevent the battery going over 14.4V, and to prevent 'gassing' (bubbling electrolyte). Battery voltage is elevated during a charge. Afterward it takes several hours to settle down to its resting voltage, 12.8 V. A taper charge is optimum. Start to reduce charge rate when battery reads 13.5V. reduce steadily until final voltage is 14.
First stage output/second stage input node is high impedance, too. Diode connected? I don't see a diode connected MOSFET. The compensation network will of course reduce the OTA output impedance, as well as the input impedance of the second stage.
You can do these to reduce the simulation time... a) Minimum no of passes b) Uncheck the save fields c) In Frequency sweep step size should not be very small d) Frequency sweep range to be kept as required range
You did not mention so far for what kind of application all the 6 motors will be used, but if there is the need of real time geometric calculations to be done by the uC ( eg not synchronized steps, but interspersed at non-integer rates ), the use of delays will ruin the operation - or at the best case, will dramatically reduce the maximum speed of
In normal operation, there's no need for a series resistor. To calculate a resistor that protects the opto triac under all conditions, including load short, apply ohms law. R = 250V/0.07A = 3600 ohm. Unfortunately, the series resistor would reduce the load voltage in normal operation to 70% (assuming a resistive load) and must be rated w
MNA-MAT, a MATLAB based analog circuit simulation tool, uses Modified Nodal Analysis to reduce a SPICE netlist to a system of equations which yield voltage at and current through specific points in the network. Monte Carlo analysis adds further functionality by evaluating possible uncertainties in real-world working conditions. The tool,
Hi. I want to regulate a 45VDC unregulated power supply down to 300mA at ~12V. I was going to use a LM7812 until another member pointed out they have a max Vin of 35V. My plan was to use the circuit shown on the
Due to skin effect of 0.6 um, most of the current flows on the edge, so will it be a good idea to assume sheet metal to reduce simulation time drastically? I've simulated several single-patch antennas and I didn't see a big change but if I try to simulate full-sized antenna with thick metal, ADS creates over 100,000 elements and my computer literal
Two or more frames to animate means that your simulation time is very small or the probe setting you are using has very big step. This may be the reason you can check this by increasing the simulation time or if you are using any probe then reduce the time step. I never got this error with HFSS but I am optimistic that by making one or both mention
I am trying to simulate an OpAmp comparator circuit. Simulation is taking long time to simulate because of small step size. How can i run simulation faster? How can i reduce step size for faster simulation? I already tried option in transient analysis for TIME STEP PARAMETERS but it is not working. Plz Suggest some solution.
In my design, I am having some congestion after post route stage. What are the different methods I can use to reduce the congestion without going back to the previous stages?
Hi. I have a 12V PSU which I want to reduce to 4V 2A PSU. I have used a NPN power transistor (BD137) plus a 270Ω resistor and a 5V zener to make a regulator which gives me a 4.4V output which is still too high. Is it a good idea for me to just put a silicon rectifier of some sort in series with the regulator output to give me a further 0.6V
Are you sure these motors are actual synchronous motors and not plain ordinary induction motors ? Usually synchronous motors are only fitted to things that must run at a very constant fixed speed, such as clocks and timers. Fans and compressors never use synchronous motors. The problem with slowing single phase induction motors is that they nev
You would have to route the source clock from the pad to the center of the chip, and that is not desirable. Think about the net delay. If you can place your design near the PLL and that would reduce clock net delay significantly. Whereas if your PLL is somewhere at the center of the chip, and say you place your logic also at the
Hi, Using EET I derived the following symbolic expression C1*C2*C3*R1* (R2 //R3//RL) I know that the expression reduces to this C1*C2*C3*R1*R2 (RL //R3) I don't know where to begin to reduce my expression to get the final answer. Can anyone help me? Are they identities to apply? Please point me to any reference material t
Triacs, including the small opto-triac inside the MOC3020 can turn on if the voltage across then rises suddenly, this makes them prone to triggering when interference spikes arrive along the AC lines. The 0.05uF capacitor and 470 Ohm resistor are there to limit the rise time of any voltage step or voltage pulse to prevent that happening. You can
In order to improve our prototype, quick-turn, small-medium size manufacturing lead time, and also help to reduce our company's manufacturing cost, a more than 4,000,000 RMB cost of laser direct imaging (LDI) equipment has been introduced recent successfully, and it's under in-house operating right now. When this LDI passed our trial period suc
I don't understand the problem. It's a high side current sensor using differential Hall sensors to reduce stray magnetic effects with a single supply for unipolar DC current using a ratiometric supply reference added to the output to avoid the converted signal inside being near ground. It is digitally compensated for linearity and tempco.