Search Engine


Add Question

Are you looking for?:
reduce cap , lvs reduce , sar reduce , reduce delay
1000 Threads found on Reduce
Two Options are there. 1. reduce the Higher layer metal area, which means change it to different track. 2. Add the reverse-bias diode at the gate.
Consider that these "intelligent switches" are performing slow switching to reduce EMI, so pwm frequencies should be moderate, e.g. a few 100 Hz up to 1 kHz. And there should be a freewheeling means for inductive loads.
hi Nano_o, its weird problem you facing. what is the frequency step size you using for ADS simulation? reduce the step size to get more data points so the results will match your CST. BR pragash - - - Updated - - - to verify the cause of disappearance of two resonance frequency, 1st simulate the imported to
The rated Phase Margin is ΦM=60 Degrees @ CL = 20 pF for 220pF the graph shows 40 deg PM YOu have RC 16k5 and 2.2uF which probably reduces the PM near 0. COnsider 1st Opamp with non-inverting gain of ~4 and eliminate 2nd Op AMp to improve phase margin then reduce C8 and double R9 The reason is the CMOS output Z is 5V/7mA (shorted cct) = 0.7
hello there. I am working on ADC SAR, and focus on ENOB, therefore how to increase ENOB and reduce Power consumption.123033
If you plan 50 Hz frequency, then a 4H primary inductance is reasonable. That is the default value when I place a power transformer in the simulator (Falstad's). However as post #2 states, you can make the frequency faster, allowing you to reduce certain parameters for the transformer. [
Hi guys, I know its to much , Im looking for a schematic design about 12v fan that can automaticaly reduce its speed in a minute interval . From 100% to 60% to 30% until zero. Thanks sir,
I bet no one tells you of the distortion of the CT output due to the magnetising current It´s not too rare to see many CT somewhat oversized to the power consumed by the load resistence. Should we assume that it is done to reduce the effect of the remansescent magnetism ?
Hi, I am designing a wireless audio generator which has a sam s70 device (running at 300 Mhz from an external 12 MHz crystal), a CS42L51 audio codec, a ATWINC1500-MR210PB, audio jack connector, usb connector, Leds and switches. The interfaces will be: SPI for the wifi module, I2C for the audio codec, I2S for the audio Codec (including a 12 MHz
i cant understand.Neither we can't understand your problem because you didn't give any useful information about your antenna design. But you could try to reduce all antenna dimensions by 10 percent....
pouring power planes is just about making current loops narrower in area, and thUs less radiative, and less susceptible to pick up interfering better for EMC. IT MAY ALSO reduce I^2R losses. (sorry about caps)
Sensing mains voltage can be of course done with an optocoupler and is often done this way. Use sensitive optocouplers to reduce the series resistor power dissipation to an acceptable amount.
I have been working on my ANC project. For this I have two microphone inputs and one loud speaker output, but initially I am using single microphone and dspStreamingPassthrough to pass microphone input to loud speaker. Here is my code { % Initialization numIterations = 500; % Construct sources (for all inputs) src1 = dsp.AudioRecor
I think they mean XC not XL. There isn't much you can do about that, the leakage is the normal operation of the capacitor, making it's value smaller or increasing the resistor value will reduce the leakage but also reduce the effectiveness as a snubber network. What you might be able to do is provide an alternative path for the leakage current to
These filters are so simple that they does not do much for audio except to gradually reduce low frequencies and high frequencies. If you connect in series a lowpass and a highpass then the very simple resulting bandpass filter has poor performance.
R9 is a load on the sensor output. R8/C16 are a low pass filter to reduce fast variation in the measured voltage (= average it over a period) so it gives a more constant reading. The pin on the IC will be an analog input to read the voltage. Brian.
You do not make the output resistance "more bigger" (higher). Instead for more gain you make the negative feedback resistance higher. An opamp has a frequency compensation capacitor to reduce the gain at high frequencies so that its phase shift does not cause oscillation when negative feedback is applied then at high gain the bandwid
FvM''s remarks have caused me to reconsider the problem. At one extreme, when the two windings are tightly coupled, then its acting more like a low frequency transformer, i.e. a few percent of the primary inductance as leakage inductance + DC and RF losses, and then the reflected load impedance. At the other end when the coils are far apart its ac
Putting enough decaps on the node connected to the pad (internally to the chip) should help improve the PSRR. Maximum number of pads you can have depends on how many you want to allocate. Typically, I have seen 3-4 bond pads being tied together to reduce the inductance.
It means the difference frequency is being filtered out. If you use the XOR gate Type I mixer, the capture range is strongly affected by the BW so lag/lead C-RC filter is used. YOu can also use dual BW in the loop to change bandwidth from fast lock (high BW) to (low BW) in order to reduce jitter once locked on.
A ferrite bead won't do. You need real storage inductor to reduce the current ripple to something like 30 or at least 50 percent. Ends up with an inductance of about 1 mH for the given parameters.
emergency landing of the quadrotor in case of a failure of a propeller. You'll want the craft to descend slowly. To ensure this you either need to (a) install an altimeter, or (b) spin the propellers at an rpm which you determined (by previous experiments) is the proper speed so that 3 propellers will reduce altitude
I have initialize clock, GPIO, DMA and SPI setting according to STM32CubeMx setting... But don't show how. I'm not working specifically with STM32 DMA, in so far can't help in this regard. I would expect you have already done some things: - checked SPI operation with non-DMA HAL functions. Seeing it working would reduce the prob
gauravkothari23, I just want to back up what Audioguru is saying. I have used a lot of Li-ion cells, often without protection circuits, and they stll make me nervous after years of using them. Mis-charging a NiCd or NiMH, or even a lead-acid, is not very hazardous. Most likely you will just reduce the cell's life. Mis-charging, over-charging
use eg axial diode and coat it to reduce surface leakage...the internal leakage in the rev biased semiconductor is always more than any surface leakage, and dwarfs it into significance, as you know.
Are you sure the value you placed physically is correct ? I couldn't see why this could happen, anyway you could reduce the value a few, to something close to 15pF for instance.
Peak current is 12V/Rs , Rs=2.4Ohm , Ipk= 5A Consider low cost PC PSU or use IDE Molex plug from PC and add Ferrite CM choke to reduce EMI to power cable twisted pair with Cap at load to avoid EMI effects on analog and logic cables above for different
RF Common mode chokes will be necessary to balance the impedance (BALUN) and prevent AM detection of RF into audio noise. interleaved grounds in layout is useful to reduce crosstalk in high impedance lines. use quality caps for low level signals to avoid microphonics (ceramic piezo) and high
There is a basic rule for a microstrip to reduce radiation: do not insert any inhomogeneity to it like bends and components. Otherwise it must radiate. You can add a metal screen above the line or make a symmetrical microstrip.
reduce your parasitics
I have default clearance set as 10, min is 10, I want to setup a new clearance of 7. But it does not let me define the clearance for nets, only the trace width. I cannot change the min also, it is readonly. What is the procedure to reduce the clearance for some nets? The CES tool is really confusing. thank you Ahgu
The audio draws power from the DC source. The DC source is not a true voltage source and has ESR or effective series reistance. Thus injected audio can reduce supply voltage when current increases. We call this % load regulation, the ratio of change in source DC voltage with full load signal.
You should take an IP3 measurement at ~10dB backed off from the PA's / RF Chains P1dB point. Thus reduce the I/P pwr till the O/P pwr is ~ 10dB lower than the P1dB point. You need to be in the Amp's linear region. If you put too much power you will be compressing Amplifiers, and the IP3 will get worse. Cheers
Vacuum dust yet? inspect heatsink? Reset BIOS yet? reduce FSB? Try MEMTEST86+ on a burned CD to boot from or any live Linux yet? Perhaps aging latent fault, means end of the road.
You need to compare IR LED's to ensure they are same .e.g. rated for 1A max impulse and 100mA continuous and also narrow angle for gain. (<10 deg) You also need to ensure if you are sending > 100mA pulses that the pulse width is differentiated to reduce the avearge power inthe LED but maintain high peak power. So compare LED currents in both usi
i would like see the transient response of dc motor. if i apply 24v to circuit, than take 2 wire from motor pins, what should i do with this pins ? 1) i want ta connect them to the analog input of microcontroler and it can only measure 0-5 V.. 2) the things that i will do to measurement wires shouldn't effect the motor circuit of course
Hi Everyone, I have achieved FAN Dimming using Phase chopping method, here I get smooth dimming on Incandescent Bulbs and I am also able to dim FAN using the same. But during FAN dimming it makes a lot of humming noise due to added harmonics. Can anyone explain this humming in detail and tell how to reduce this noise Reagrds, Ajit Wadekar
A full wave rectified bridge delivers 1.4 x the average voltage to the caps when there is no load. When you have some current limiting series resistors and a 10% preload the unregulated voltage variation can reduce 10 to 20% from 40% or X% where the X% ripple voltage equals the X% drop in average voltage , so it never reaches the root(2) peak vo
Dear Friend, I designed one portable device and battery is used to power the portable device. I choose one transistor, NSS20500UW3 which is from On Semi, to cut off the power supply from the battery when the portable device is in off work state. The schematic is shown in the following picture. X3101 is a switch. When the portable devic
THe current for Fans starts at a fairly constant current and then rises slowly to perhaps double the current from 12 to 24V as more work is done pushing air. Typical 4" muffin fans take about 5W and you would get perhaps 20% of the RPM at 12V. Adding resistors would only reduce the fan speed and dissipate more power in the series R's and be ineff
You need to determine characteristics of the noise in the frequency domain. The process of digital filtering consists to reduce components of the signal lying within a specific bandwidth.
Hi there, You can further reduce the bounding box size by setting a fixed value for your box. This will of course affect your resolution by reducing it from the default lambda/4. In the open boundaries setting, instead of using "fraction of a wavelength" (default 4), use a fixed value. Hope that helps!
A CPLD chip can do all of this with a bi-directional bus to reduce pin count. A good design starts with a State Diagram.
Some cars have a whip antenna with a spiral of wire attached to the stalk of the antenna, as per the attached picture. I have read (on various groups) that the spiral is there to reduce wind resistance and noise, alternatively that it covers AM reception as opposed to the content of the stalk covering FM reception. Does anyone have a good re
The time to failure depends on the degree of mismatch among all the cells for specific gravity and ESR. Eventually one cell gets weak and destroys the battery. In practise it is better to put batteries in series to reduce the the probability for peak currents which can cause accelerated aging or shorted plates. As well it makes it easier to
The question you did not answer was; Was the display backlight visibly fully on, when you measured the current? If not, it's the problem Audioguru describe. The current shunt in the meter has a voltage drop. Most backlights I've seen has a Vf between 4 and 5V, normally around 4V5. If you reduce the voltage below this, the LEDs will not go on
Yes, if you use higher clock frequency it will decrease the overall phase noise. The phase noise of a 38 MHz crystal oscillator is slightly higher than the phase noise of a 32 kHz crystal oscillator, but the overall phase noise of the crystal oscillator is reduced by the number (N) of the PLL reference dividers on a rate of 20*LOG(N).
You reduce the ability of the transformer to deliver as much current as the current flowing through the secondary is DC. If it was a centre tapped transformer the currents in both halves of the secondary have their DC component opposed so the core does not saturate. Frank
Right now Density of board will be reduce once SOC come to the PCB Right ?? Wild guesses, but completely unlikely. We have experienced more complex chips and often reduction of system package count in many applications, e.g. computer boards or electronic home appliances. Did you ever see a reduction of board density? Instead the
Hi All, Suppose there is a long interconnect and we want to reduce the delay by adding buffers. Where should the buffers be added, at the mid point or towards the driver side or the destination side? Why? Thank you Hi, If there is a long interconnect than chances of antenna violations are more so try to pl