Search Engine www.edaboard.com

Reduce

Add Question

Are you looking for?:
reduce cap , lvs reduce , sar reduce , reduce delay
1000 Threads found on edaboard.com: Reduce
If I am having set up violations in this situation, how can I fix it? As a front-end logic design engineer I insert re-timing flops on the path, if the design allowa it (try to do an operation in two clock cycles instead of one). The newly inserted flop will reduce the long path. ---------------------------------------------------
Hello All, I was looking for an optimized way to synth and implement multiple runs in parallel if possible ? The design is huge with 90% utilization, so it takes 5 hours to synthesize and 11 hours to implement. What are the ways to reduce these run times ( I cannot modify the rtl codes, I know there are combinatorial loops ) Also How can I
The aim is to prevent the battery going over 14.4V, and to prevent 'gassing' (bubbling electrolyte). Battery voltage is elevated during a charge. Afterward it takes several hours to settle down to its resting voltage, 12.8 V. A taper charge is optimum. Start to reduce charge rate when battery reads 13.5V. reduce steadily until final voltage is 14.
First stage output/second stage input node is high impedance, too. Diode connected? I don't see a diode connected MOSFET. The compensation network will of course reduce the OTA output impedance, as well as the input impedance of the second stage.
I will suggest to work in the following way to reduce the simulation time 1. Define relatively thin mesh as mesh directly affects both the simulation time and accuracy so you can make a good bargain. 2. Try to reduce the maximum number of passes that will reduce the simulation time but again at the expense of accuracy but most of time (...)
You did not mention so far for what kind of application all the 6 motors will be used, but if there is the need of real time geometric calculations to be done by the uC ( eg not synchronized steps, but interspersed at non-integer rates ), the use of delays will ruin the operation - or at the best case, will dramatically reduce the maximum speed of
In normal operation, there's no need for a series resistor. To calculate a resistor that protects the opto triac under all conditions, including load short, apply ohms law. R = 250V/0.07A = 3600 ohm. Unfortunately, the series resistor would reduce the load voltage in normal operation to 70% (assuming a resistive load) and must be rated w
MNA-MAT, a MATLAB based analog circuit simulation tool, uses Modified Nodal Analysis to reduce a SPICE netlist to a system of equations which yield voltage at and current through specific points in the network. Monte Carlo analysis adds further functionality by evaluating possible uncertainties in real-world working conditions. The tool,
Hi. I want to regulate a 45VDC unregulated power supply down to 300mA at ~12V. I was going to use a LM7812 until another member pointed out they have a max Vin of 35V. My plan was to use the circuit shown on the
Due to skin effect of 0.6 um, most of the current flows on the edge, so will it be a good idea to assume sheet metal to reduce simulation time drastically? I've simulated several single-patch antennas and I didn't see a big change but if I try to simulate full-sized antenna with thick metal, ADS creates over 100,000 elements and my computer literal
Two or more frames to animate means that your simulation time is very small or the probe setting you are using has very big step. This may be the reason you can check this by increasing the simulation time or if you are using any probe then reduce the time step. I never got this error with HFSS but I am optimistic that by making one or both mention
How can i reduce step size for faster simulation?Analysis time step is determined by "reltol", "relref", etc. parameters in Cadence Spectre. I already tried option in transient analysis for TIME STEP PARAMETERS but it is not working.You can not control analysis time step even if you set
In my design, I am having some congestion after post route stage. What are the different methods I can use to reduce the congestion without going back to the previous stages?
Hi. I have a 12V PSU which I want to reduce to 4V 2A PSU. I have used a NPN power transistor (BD137) plus a 270Ω resistor and a 5V zener to make a regulator which gives me a 4.4V output which is still too high. Is it a good idea for me to just put a silicon rectifier of some sort in series with the regulator output to give me a further 0.6V
this would end up saturating core with large currents due to any DC content if not symmetrical. INterleaving cycles also cuts starting torque by duty cycle. VFD's use low ESR active switches to drive the motors with PWM half bridges to make pseudo sine waves to reduce Eddy current losses.Then 3 phase gives smooth torque at wide speed ranges.
You would have to route the source clock from the pad to the center of the chip, and that is not desirable. Think about the net delay. If you can place your design near the PLL and that would reduce clock net delay significantly. Whereas if your PLL is somewhere at the center of the chip, and say you place your logic also at the
Hi, Using EET I derived the following symbolic expression C1*C2*C3*R1* (R2 //R3//RL) I know that the expression reduces to this C1*C2*C3*R1*R2 (RL //R3) I don't know where to begin to reduce my expression to get the final answer. Can anyone help me? Are they identities to apply? Please point me to any reference material t
Triacs, including the small opto-triac inside the MOC3020 can turn on if the voltage across then rises suddenly, this makes them prone to triggering when interference spikes arrive along the AC lines. The 0.05uF capacitor and 470 Ohm resistor are there to limit the rise time of any voltage step or voltage pulse to prevent that happening. You can
In order to improve our prototype, quick-turn, small-medium size manufacturing lead time, and also help to reduce our company's manufacturing cost, a more than 4,000,000 RMB cost of laser direct imaging (LDI) equipment has been introduced recent successfully, and it's under in-house operating right now. When this LDI passed our trial period suc
I don't understand the problem. It's a high side current sensor using differential Hall sensors to reduce stray magnetic effects with a single supply for unipolar DC current using a ratiometric supply reference added to the output to avoid the converted signal inside being near ground. It is digitally compensated for linearity and tempco.
Can you make a 50mV current shunt and scope current symmetry? especially harmonic content. Saturation will reduce inductance, increase di/dt for the same voltage and be asymmetrical if there is remenance. 50mV/20A=2.5mΩ, a short pc. of wire calibrated. using shielded twisted pair of magnet wire on the neutral side to a diff Amp with a
Hi, Without switching regulator: * reduce input voltage * reduce current consumption I see no other way. ***** Noise of switchin regulators: In a handheld measurement device I have a step down switcher... 50mm away on the same PCB I have a 16 bit ADC running with 10kSamples/s and an anlog bandwidth of about 3kHz. The input signals i
For 1kV with fan cooling and dust accumulation creepage or leakage discharges with high voltage can reduce from 3kv/mm on a surface to 300V/mm or worse. Therefore for longevity they prefer air gaps between HVAC and LVDC using air slotted gaps. But you have HVDC which requires more care. HOw much of the board will have 1kV distributed around it?
A 40khz squarewave has harmonics at 80kHz, 120kHz, 160kHz and many higher multiples. An RC lowpass filter can be made with one series resistor then a capacitor to ground and it can reduce the harmonics a little but the filtered waveform will not yet be a sinewave unless many RC filters like that are used, but then since the circuit has nothing acti
Hi Basically, increasing the capacitor value reduces the output DC voltage ripple. But than input AC current (rms and peak) and current through DC capacitors increases. To reduce this inductor is use. From simulation point of view there is no difference whether I put same value inductor on AC or DC side (equal rms curren
Hi, I tried to synthesize a 64-bit adder. It's pure combinational. When I set the virtual clk to 1GHz. The timing report is clock vclk (rise edge) 1.00 1.00 clock network delay (ideal) 0.00 1.00 output external delay -0.10 0.90 data required time
Simple 1st effects are: from Ic=CΔv/Δt or Δt = CΔv / Ic thus for Δt = 100 ns, C= 10 uF , let ΔV = 1 V, Ic= 100 Amps.. Is that what you used? Also Consider ESR of 10 uF will have ultra low ESR*C product of 0.1 us best case and more likely 1us. Which do you have? So to reduce Δt, now you can see the 1
HFSS is notorious for needing lot's of computer resources. In some cases you may be able to reduce the detail in your model. Usually that is not the case. Symmetry planes may help a bit but you probably want a bigger computer. RAM is your friend. So are more cores.
Is it between one TX and multiple RX or multiple TX and one RX. Which power are you referring to? Rf power? The datasheet reference manual has the details on how power can be reduce through operation mode.
To get max power out of the device, you will have to excite it with an AC wave of 140V peak to peak (see post #2) at 40kHz. The output power has not been specified. It may be wise to reduce the max voltage by about 20% to leave some headroom. That will reduce the output power but that will depend on the nature of the coupling.
Most likely you have a large common mode noise interfering with a differential current source, sense. Try a large CM balun or ferrite sleeve or twin coupled choke to the twisted pair to raise CM impedance and thus CMRR but keep DM impedance relatively low compared to Zc(f) If that fails, reduce area of loop with a smaller gap . water has a diele
You'll notice that transmission lines of given impedance can be easily scaled in dimensions. If you have already a correct calculation for one substrate height you also know the results for others. If you are stuck to a thick substrate you might consider coplanar scrips with to ground to reduce the trace width.
If you have any explanation, Could you please provide me? scan chain length is proportional to the number of flops in your design. the number of test vectors is proportional to how complex the logic between flops is. compression can reduce the number of test vectors, but it will not alter the design. so th
Almost any electret microphone will work up to around 50kHz. Knowles make a number that are characterised beyond the normal 10kHz. Just put a high pass filter after it to reduce lower frequency audio. An amplifier may be needed as well. You can then process the signal however you like. Look up bat detectors to get plenty of ideas of what you could
The Schottky diode forward voltage drop will reduce the voltage to the battery resulting in not full charging. The base resistor value is too high causing the transistor not to saturate since the datasheet shows it saturating well when its base current is 1/10th its collector current.
Hi, I tried with low value resistance, but no improvement. Your schematic is not clear. Is the resistor that powers it 2.2k ohms? Then a 330 ohm resistor as I showed reduces the mic sensitivity about 8 times which is -18dB. Maybe the input of the mic preamp already has a low resistor value? which Mic. is
If I use two cores for one inductor will its saturation current increase? What arrangement you want to do? To wind around these two cores stacked side-by-side? This would in fact reduce the electromagnetic flux over each core, but it seems a bit unusual?
Is making a helix in Maxwell the same as in HFSS? If so, when you make your initial figure to sweep, I select changing "Number of Segments" from 0 to something like 8 or 12. This will make the simulation more polygonal and run more efficiently. It sounds like you need to reduce curves in general. Although sweeping wit the helix tool will start to r
Hello, Does earthing reduce electricity bill ?
You do not need a precision rectifier for a 230VAC mains input, ordinary rectifiers work fine. An electronic VU meter has a low input signal of maybe 230mV to be rectified that will not turn on a diode so the extremely high voltage gain of an opamp is used to reduce the 0.6V forward voltage of a rectifying diode to almost nothing.
Hello everyone, please help me to design patch with slit method to aim reduce size patch antenna. first let me introduce, many papper research said that slit method (peripheral slits or meandered slits) can reduce size dimension antenna 5-30%. And i dont know what difference size with or without slits. please look my picture above. [ATTACH=C
Hello, please help I have a problem in terms of the slit method I had to prove that the slit method can reduce the size of patch antenna by 5 to 30%. As seen in the figure below. 129794 without slits 129795 with slits It looks like there is no change to the width of the patch antenna. I
129636 Hello to all I'm curious why we need to reduce the FET gate resistance as shown above The gate impedance should be high as much as it can, and ideally no current flows through the gate. so, I don't understand why smaller gate poly resistance is better.
Hi, I'm currently working on a project that requires both 5V and 3V7 with a max current demand of about 2A - I'm wondering if it's acceptable to simply reduce the 5V by placing a diode inline to the 3V7 input? Perhaps there is a better way of doing this? I have tried an adjustable buck boost regultor but the noise seems to be causing me proble
Most modern portable microphones are the electret type ( look it up ion Google). They have a Jfet inside to reduce the extremely high impedance to a useable impedance and the Jfet is powered by a voltage from 1.5V to 5V at a current of about 0.5mA.
The normal flip chip bounding character impedance is 50ohm. Is there any way to reduce the character impedance? It seems that the wider the bounding the less character impedance is. Is there any material that has less area to achieve the low character impedance of the bounding? Thanks.
Any papers about this issue: high supply voltage but low voltage input diff pair is used in order to reduce size and to improve the matching issue. Thanks.
What are the different techniques to reduce gate delays and combinational logic circuit delays? I am aware of adding buffers to reduce circuit delays and sizing by the method of logical effort to reduce gate delays. What are the other techniques used by designers in the industry?
This is simple unencripted eeprom with SPI interface. You can use TL866 to read and write it. If SO8->DIP8 adapter have to be used, read it once and verify multiple times to be sure, that it is connected properly. For writing it is the same. And don't tell anyone that you are planing to reduce mileage of your car before sell it.
My question is why there is a need in darlington transistors to create these h-bridges? ..................................... if yes why darlington allow to switch high currents?To reduce input current. Ibase=Icollector/Beta. So if Icollector is large, Ibase is also large. Darlington makes Beta large. [QUO