Search Engine **www.edaboard.com**

44 Threads found on edaboard.com: **Sine Fpga**

can we generate **sine** wave in **fpga** without look up tables?

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-19-2015 09:43 :: hulk789 :: Replies: **9** :: Views: **767**

1. ad9854 SERVES YOU NEEDS.
1. following link shows a way forward if you have a single **sine** wave output.
all the best

RF, Microwave, Antennas and Optics :: 05-26-2015 00:36 :: mvs sarma :: Replies: **6** :: Views: **457**

I think you can use a +Q0.14 format to store it in Fixed Point format. I used a simple taylor series to generate the quarter wave of the sinusoid. I just used the values in the simulations but you can write it in a text file and then generate some ROM with those initial values.
Once you have generated the quarter wave of the sinusoid, you can use

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-13-2015 06:37 :: MSBR :: Replies: **10** :: Views: **1069**

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-03-2014 09:21 :: keerthna :: Replies: **5** :: Views: **1067**

How to generate **sine** waves by using a verilog code? Can anyone please explain in detail? I heard about the look up table but have no clue on how to implement on **fpga**? Can anyone post a sample code to help ?
Thanks in advance

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-20-2014 21:14 :: keerthna :: Replies: **8** :: Views: **1224**

You could use a lookup table with just a quarter of the complete **sine**, or you could use linear interpolation for the same quarter. for the interpolation, you could save just the "m" and "b" parameters of the "y=mx+b" equation

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-31-2014 12:01 :: Nicolás Celedón :: Replies: **4** :: Views: **671**

Hi all!
I tryed to calculate a value of **sine** and co**sine** functions using cordic algorithm. But it does not work in fixed point system and i wrote it as simple program.
Here is a code:
module cordic_test0(
);
real cordic_iter;
real angle;
integer i = 0;
real xi;
real yi;
real zi;
initial begin
cordic_iter = 4

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-27-2014 11:05 :: brainiac_rus :: Replies: **4** :: Views: **813**

i've tried the pwm methods suggested but they didn't work.
Not very specific, I think. Provided you have a pwm code, you can test it with constant duty cycle first then connect the **sine** signal and check the output. Every step can be verified in functional simulation.

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-06-2014 08:55 :: FvM :: Replies: **12** :: Views: **1276**

i need verilog code of **sine** wave generator....i tried with cordic algorithm but i cant able to proceed....plzzz help

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 03-31-2014 16:29 :: rids1 :: Replies: **1** :: Views: **1147**

Well, it's definitely periodic, but not exactly **sine** wave. Closer to a triangle wave with superimposed noise...
Anyways, the ever popular question: have you put it through a testbench yet?

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-11-2013 07:08 :: mrflibble :: Replies: **7** :: Views: **658**

Hi to all,
I need to generate in the **fpga** a very precise **sine** wave. The frequency of the **sine**wave is constant while the Amplitude and the Phase change.
The aim is not to utilize the **sine**wave to drive a DAC but instead to use it for signal processing inside the **fpga**.
Now... an example: I have a 2.5 (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-16-2013 14:59 :: kitepassion :: Replies: **3** :: Views: **663**

those equation alone enough to design nco in verilog???
I guess, you are referring to the description of NCO operation in IP core manual?
A NCO is comprised of a phase accumulator, a **sine** table respectively generator algorithm and optionally modulation means. These are essentially simple operations and can be coded from the scr

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-21-2012 02:04 :: FvM :: Replies: **9** :: Views: **1348**

First of all, you can't produce a 1GHz **sine**wave with a 1 G-SAMPLE/sec DAC. That's SAMPLES/SEC, not CYCLES/SEC.
Second, the waveform you store in RAM doesn't have any 'frequency' associated with it; it's a **sine** wave, that's it.
But , yes, you will get unwanted frequencies in your output. Could you ask a more specific question?
Also, Xilinx

Digital Signal Processing :: 07-19-2012 13:02 :: barry :: Replies: **3** :: Views: **692**

I haven't worked on CPLD but I did work on Spartan3 **fpga** about a year ago. I tried to use Verilog HDL to make a simple **sine** calculator. I used the **sine** approximation formula (attached in image) to find out the **sine** of an angle being given by the user. But I fell into a number of problems regarding the variable type 'real' in (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-24-2012 08:34 :: hshah8970 :: Replies: **1** :: Views: **751**

I want to be able to modulate a parameter in my audio processing project using a some kind of variable **sine** LFO in VHDL.
Whats the best way to go about this? It only needs to vary from say 0-20hz and it has to be offset to make the whole thing positive since its value will actually be a pointer.
Suggestions?
cheers

PLD, SPLD, GAL, CPLD, FPGA Design :: 04-01-2012 10:50 :: juggler :: Replies: **3** :: Views: **714**

hello,
am working on a project waveform generation using **fpga** , i did **sine** wave with 1k freq(verilog, vhdl) but now i required **sine** wave with freq. upto 400khz plz gimmi some tips.

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-20-2012 01:47 :: Raviraj Sarje :: Replies: **21** :: Views: **6019**

I am working on a final project for graduate school. I need to be able to calculate cos (x) and sin (x) in VHDL code. My professor tells me I should use a look up table for cos and sin values. I have never worked with look up tables in VHDL and I am a bit confused on how to do this in VHDL. Any suggestions?
Example:
cos (2) = -0.4161 (I n

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-01-2011 15:14 :: jerryt :: Replies: **1** :: Views: **2390**

Sir
I made a Variable Frequency **sine** Wave Generator that can vary frequency from 90 to 150Hz, its running fine, but the problem is that the noise in **sine** wave gets pronounced in between the certain frequency band as can be seen in screen # 4, below & above that band there is less distortion, what I should do to suppress that noise???
[ATTACH

Power Electronics :: 11-26-2011 01:16 :: FMradio :: Replies: **10** :: Views: **1649**

For **sine** and co**sine** you only need a quarter of full function period. Just look at **sine** wave period and you can get it why. This is also why you don't need separate tables for **sine** and co**sine**. Also tangent is sin(x)/cos(x), but i don't know wheter this can be useful. Also you don't need that many points in (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-01-2011 20:11 :: poorchava :: Replies: **6** :: Views: **2371**

for a simple square wave, it like a clock. You need just a counter in your vhdl code. But for **sine** wave i think you need A/D Hardware.

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-04-2011 21:38 :: BuBEE :: Replies: **3** :: Views: **2554**

Hello everyone,
I'm doing a project on BPSK and DPCM. I have used LMS algorithm for the predictor and all the values I defined are in real. But I found that computation in real especially multiplication is taking too long. I want to convert real values to fixed point binary in the format for example 110.1011. How do I achieve

Digital Signal Processing :: 03-15-2011 14:51 :: pavankumarl73 :: Replies: **1** :: Views: **1080**

hi dear all...
I have a vector consist of **sine** and co**sine** valus (A complex exponential) in MATLAB. How to generate a look-up table with this values in verilog?
I know that should be use a block-RAM, but I don't know how to write verilog code. please help me.
the values placed in a 4096×1 vector in MATLAB. I think a 4K RAM should be used, is it

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-22-2011 06:27 :: Amir.B :: Replies: **6** :: Views: **2113**

pls help, i m doing my final year project.. which is a (8bit) VHDL model of three phase PWM. i have written vhdl code for the PWM. in the embedded design, i need to write a c-program to generate 3 phase **sine** waves to the port 1 of the TSK51a microprocessor that will communicate with the vHDL model. (also considering an interrupt on port3_3 of the

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-11-2011 19:31 :: ls3ar :: Replies: **0** :: Views: **671**

Hi,
Is it (if is then how) possible to generate **sine** wave with frequency lets say 15kHz and 20kHz having only CLK of 48kHz ? Im asking because I wanted to generate this type of a signal and send it through I2S to the AC97 codec on my board and connect it to PC and see signal and its spectrum in SpectraLAB (or any other program which has FFT opti

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-26-2011 17:47 :: Dave_PL :: Replies: **4** :: Views: **1583**

you can use ad9851 for **sine** wave generator and you can generate **sine** and triangle with that

Analog Circuit Design :: 05-24-2010 22:08 :: rajudp :: Replies: **9** :: Views: **3738**

I'm not aware of single chip **sine** PWM solutions (besides uP/DSP/**fpga**). Are there any?

Elementary Electronic Questions :: 04-25-2010 06:29 :: FvM :: Replies: **5** :: Views: **6327**

make table of values of **sine** series ...
now create a memory inside **fpga** and store this values to that memory and use where ever you need...

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-18-2010 06:27 :: bapodradhairyab :: Replies: **4** :: Views: **1625**

Hi guys,
how to implement **sine** inverse in **fpga**..
please help me in doing this....

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-29-2009 04:21 :: vinodkumar :: Replies: **2** :: Views: **1027**

Hello friends!, I'm using xilinx **fpga**. I need to multiply two input **sine** waves(from ADC) of same frequency and amplitude inorder to cancel the phase shifts and get double of it's frequency.(If you product 2 **sine** of same freq,it's freq inputs are 14-bit from ADC(unsigned integer from 0 to 16383)and output is to a 14-bit DAC. I tried mult

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-27-2008 04:28 :: xtcx :: Replies: **0** :: Views: **1811**

I assume, that you'll use a LUT NCO. For full clock rate, you can utilize a dual port ROM to have **sine** ans co**sine** in parallel, for reduced clock rate, the ROM can be multiplexed.

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-22-2008 10:59 :: FvM :: Replies: **9** :: Views: **3797**

Hi guys,I am new to Verilog and am writing a code for DDS .I want to know if there are code in Xilinx **fpga** Verilog for DDS.I wrote a very very simple code based on the Xilinx Coregen **sine** LookUpTable.I want to know if there is any other code using Advanced Interpolation Techniques.Here is the simple code I wrote
module dds(CLK,WCLK,

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-18-2008 10:38 :: maheshkuruganti :: Replies: **0** :: Views: **5914**

Hi,
I'm currently in the process of developing a control scheme for a custom power device using **fpga**. The control scheme processes the error voltage through a PI controller whose output (PI output) is used to phase modulate the sinusoidal waveform (50 Hz). The phase modulated waveform is then compared against a triangular carrier wave to generate

PLD, SPLD, GAL, CPLD, FPGA Design :: 04-08-2008 03:26 :: rjai_pradha :: Replies: **0** :: Views: **1486**

Hi friends!, I have an issue upon demodulating ASK waveform from my ADC...I have attached a pic that best describes all....I transmit the ASK modulated **sine** wave from DAC of my transmitter and receive it in ADC of my turn this peripherls will be connected to **fpga**(virtex 4). Here I have succesfull generated ASK and have transmitted and w

PLD, SPLD, GAL, CPLD, FPGA Design :: 04-07-2008 05:53 :: xtcx :: Replies: **0** :: Views: **537**

i have to implement math functions in **fpga**.
one way is to express **sine** function in term of its maclauran series. since in maclauran series we have to compute factorial,divide, add,subtract arithmatics to find **sine** function which is very lenthy.
please tell me any other method to implement this.

ASIC Design Methodologies and Tools (Digital) :: 10-23-2007 06:43 :: rubnawaz :: Replies: **5** :: Views: **1391**

How to generate **sine** wave of perticular frequency by using Goertzel algorithm.
and it's implementation details on **fpga**.
Any body, plz help me.
Thanx........

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-08-2006 05:09 :: sprao :: Replies: **1** :: Views: **1695**

Hi,
I created a RRC filter for an **fpga** using ONEoverT from Tyder. The VHDL was created fine as well as all the test data and modelsim compile macro. However, when I simulate the design, I expect to see a **sine** wave at the output, but I don't.
I see output values however, but the it is not in an analog format.
The documents with the software s

Digital Signal Processing :: 11-08-2006 07:28 :: alanmck :: Replies: **0** :: Views: **796**

hello to all expert,
im just a newbie in doing **fpga**..
i have a high interest on doing **fpga** project in my final year B(ENG)..
Im about to do an Arithmetic operator such as simple DSP processor to filter out noise..
2 input signal fed into ADC (5volt **sine** wave or sound + 3volt Noise)
then it have one 8 bit adder to sum up 2 signal. (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 09-24-2006 09:17 :: lawrence_idol :: Replies: **0** :: Views: **931**

Hi,Can you help me for something?
I want to use the **fpga** interface for the dual-slope A/D converter using TC7109CPL
my analog input is **sine** Wave signal so...
How is design vhdl code to read the amplitute of **sine** signal? can you suggest me?
thank you a lot!!

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-01-2006 16:36 :: nansity :: Replies: **1** :: Views: **1013**

Hi
DDS souce code.
Best Regards
Architecture DDS_arch of DDS is
subtype WAVE is STD_LOGIC_VECTOR (5 downto 0);
type ROM is array (0 to 63) of WAVE;
constant **sine** : ROM := (
"100000","100011","100110","101000","101011","101110","110001","110011",
"110101","110111","111001","111011","111100","111101","111110","111110",

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-19-2005 04:28 :: yodathegreat :: Replies: **5** :: Views: **3027**

I am required to implement a **sine** wave generator and frequence range is
0.005hz to 5000hz. Given the clock is 100mhz, the problem is whether DDS can generator this frequence range **sine** wave. If it can, how many bits have the phase acc as well as how long **sine** table(a whole period)
Is there someone tell me how to computate these (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 04-27-2005 21:16 :: skycanny :: Replies: **8** :: Views: **1704**

it is easy to understand calculating **sine**, co**sine** and arctan by using cordic,
but how can i calculate square root by using this algrithm
thanks!!!!

ASIC Design Methodologies and Tools (Digital) :: 11-12-2004 11:14 :: JesseKing :: Replies: **1** :: Views: **2682**

OK! **sine** and co**sine** generation is an old problem, usually solved using look up tables, specially when the frequency of **sine** and co**sine** waves are fixed.
if the frequency is variable and you should compute a different **sine** or co**sine** value each time, then you should compute it and as our (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-02-2004 11:44 :: mami_hacky :: Replies: **5** :: Views: **2690**

At this link:
you will find intersting stuff on cordic and **fpga**.
This is a a doc on " **fpga** Implementation of **sine** and Co**sine** Generators Using the CORDIC..."
Regards,
--rs

Digital Signal Processing :: 04-12-2004 12:10 :: redsk_y :: Replies: **8** :: Views: **6530**

How can calculate the **sine** and con**sine** function by using **fpga** or VHDL code?
For synopsys users:
If you have the DesignWare Foundation Library (dw_2) licensed, you can use the DW02_sincos model.
see attached file.

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-21-2003 05:46 :: gnomix :: Replies: **19** :: Views: **14290**

Previous
1
Next

Last searching phrases:

virtuoso plot | coax lumped port hfss | elnec programmer | visio | auto placement | transfer protocol | microcontroller igbt | gain equalizer | fuel level sensor | adc ecg

virtuoso plot | coax lumped port hfss | elnec programmer | visio | auto placement | transfer protocol | microcontroller igbt | gain equalizer | fuel level sensor | adc ecg