Search Engine www.edaboard.com

234 Threads found on edaboard.com: Source Sink
I understand that we use an NMOS to form a constant current source. My question is, can we create a constant current sink using a similar approach with PMOS? Is constant current sink even a thing?
The load impedance is 20Kohms (10K+10K to 7.5V) and this may be too low for your bias current, with that bare current source/sink mirror output. Test this possibility by vcvs-buffering the output node before the feedback is taken.
Hey all, I have 7 analog channels each of which is going to be driving a 50mA peak signal through a load. The problem is I was planning on using a single ended supply to avoid an extra dual rail power supply. So the driver is powered by a 5V single supply and will be centered around the midpoint of 2.5V. Therefore the other side of the load w
It depends on the loudspeaker and how much power you want. Some NE555 manufacturers specify as much as 200mA sink/source current which is enough to drive a medium to high impedance loudspeaker directly. The mass of the loudspeaker cone will be enough to average the PWM back to an analog level. For higher power all you need to do is ensure enough '
A output ESD block may change the output impedance while it's driven by a source or sink.
The prof showed us how to draw the circuit of a current source load inverter amplifier. How do I go about doing the same for designing a current sink load inverter amplifier? Do I just replace the constant current source circuit (which I constructed from NMOS current mirror) with a p-channel current mirror? 135433
Another drawback is that unless you can find an opto-coupler with fast switching characteristics and high current source and sink capability, it will not be able to provide enough gate current to ensure rapid turn on and off of the MOSFETS. The relatively high gate capacitance of power MOSFETS means you need a large charging current to turn them o
If you add 0.6V to your input, then you get 1V output from the classic NPN emitter follower. It automatically subtracts .6V. Notice the bias sinks as much as 160 uA. If this is not too much for your bias to sink or source, then it may also be all right if the supply goes as low as 1.1 V.
I seek to model an array of copper vias embedded in a doped silicon wafer of conductivity 10^4 S/m in Q3D Extractor. With this level of conduction in the substrate what is the appropriate way to model this element? Should a source and sink be applied to the silicon and if so where? It would seem adding a source and sink to (...)
I have a source current Iref, how can I get a matched sink current Iref from it? The famous change pump using a op-amp to bias the other side of the current source to make pmos and nmos current to be matched, however it needs an extra op-amp. Is there any other simple way to implement it? Thanks.
I presume the TLP cathodes are directly connecting to STM32 IO pins? STM32 GPIOs can basically source or sink the required TLP drive current. But the circuit is completely wrong. - individual series resistors for each optocoupler required, power supply must be 3.3V - high side drivers can't use common power supply, need either three DC/DC con
Whats the better way to connect LEDs to MCU (microcontroller) pins 1. MCU Pin to Anode of LED (source Current) 2. MCU Pin to cathode of LED (sink Current) I have had some issues when sourcing current (option 1). after continuous usage, the pin of MCU was damaged.
Hi, I have read the article on current mirror and understood that current mirror using PMOS can be used as current source and current mirror using NMOS can be used as a current sink. I am not sure, where can I use current sink current mirror and where current source current mirror in the circuit. Could you please (...)
Pmos/Nmos current mirror can be used to amplify the source/sink current. 130489 If the input current direction can be both directions, what kind of current mirror can be used to amplify the input current? Thanks.
Hi i know gate and drain are considered to be high impedance nodes except when the transistor is diode connected then drain has reduced imp. I understand gate being a high imp node. 1) But how is drain a high impedance node (if not diode connected). My understand of high impedance is it resists the flow of current and something of high impedance
Hi, All this depends on your circuit. You should give at least your example circuit. * Supply voltage? * output current? source only? or sink too? gain: How much gain do you need? What is the input voltage? I estimate it should be a unity gain buffer, am I right? BW: For me a reference voltage could be considered to be DC. Now it depends on the
To know the inverter power (magnitude and direction), you'll multiply and voltage and current (instantaneous power) and average the product. Under circumstances, it's sufficient to form sign(P) = sign(V) xor sign (I), needs only two comparators. The inverter can also "source" or "sink" reactive power, in this case sign (P) will flicker with doub
The datasheet of most Mosfets shows it conducting a high current when Vgs is high and conducting a low current when Vgs is low. But each Mosfet is a little different and the resistance between drain and source is affected by the temperature and by the Vds. It becomes a current source or sink.
It can sink more than source. 10 vs 3mA Hence "Minimum pull-up resistor of 500 Ω, from VCC to VIOUT | "RL VIOUT to GND 4.7 kΩ" (min) typical bipolar (BJT) specs are asymmetric.
Are you asking if you need something between the power supply and the motor? If it's a 12VDC motor you can safely apply the 12V power supply across it. If by ignore the transistor and resistor you mean you don't plan to use them then that would be an issue. The Arduino pins cannot source or sink anywhere near 950mA. If you
AC couple then use OP Amp and diode precision rectifier to control voltage controlled current sink or source. Using a log amp will compress the light range to match hearing but less impressive. Search Google images for "Light organ schematic" That was my 1st DIY project with 3 channels back in the 60's driving triac controlled lamps. Now you c
Hi all, if we have a current mirror to generate a current source signal or sink signal, with repetitive rate frequency, such as sine wave, are we able to apply some low pass filtering circuit directly to this current, and generate a close to DC level current? Thank you!
Why shouldn't it be? You have a matched current sink at the source, the gate terminal is biased at the same voltage as what makes the current in the MOS-diode stack, the only difference is Vds which is pushing the source up a little as channel shortens. Were you expecting perfect matching with imperfectly matched terminal voltages, or (...)
hi, The TS555 CMOS versions have lower source/sink current specifications than the NE555 TTL versions. What is the application.? E
Considering PV is a current source (hi Z) and battery is a voltage source ( sink) with low Z, do you think it is a good idea to know the battery ESR. What range of Rdson/ESR ratio would be best for minimum loss from a 300W source? Think!
From what I understand is that the column is driven from the shift registers (source), and the rows are driven from the MCU (sink). If that is corrct, I can't see why the shift register needs to be shifted 120 bit for each row? If you rearrange your program and circuit so the column is common, you may shift 1 column at the time, without rewriting
Hello All, what is the difference between these two conditions: 1. the bulk and source of a nmos is connected together and both are grounded (assume a current sink nmos) 2. the bulk and source of a nmos is connected together and both are at some positive potential(assume a cascode nmos ). i wanted to know that will the threshold (...)
Folks, I've searched the datasheet for MSP430G2210, but I can't seem to find how much can its I/O pin source and sink. The only number I was able to find was 48mA max *combined* for a port. What I want to do is to drive an LED with 10mA. Either way would do: source or sink. Doe
Any LDO can be made into a 1mA CC source or sink. Some LDO's use 2.5V; this one uses 1.5V thus 1.5k gives make your design work , the voltage drop on (1k+1.5k)*1mA=2.5V =Vref thus zener bias R must be changed to < 2.5k , pref <2.2k.
It's also not completely clear what "differential current" means for you and how it will be sensed, can be e.g. dual ground refernced current sink, truely floating differential current sink, etc. But a schematic including the current source should clarify.
sink versus source is only a different (more graphical) way to describe current polarity. Asking generally about "sink and source" current doesn't make much sense. The input or output current of device depends both on the external circuit and the internal function. A datasheet specification can have very different (...)
This is not the way to design an RF power amplifier. The Impedance seen by the drain is related to output power and useable supply voltage. The source should be directly grounded and the bias set according to the operating class of the amplifier. I would suggest AB rather than A. I don't have time to go through all the steps required but to make
I believe, the challenge in designing FPGA image processing algorithms is to organize the sequential processing of image elements, using internal or external RAM as data source and sink. I won't expect that a HDL coder has the intelligence to achieve this. The focus of the Matlab HDL coder is particularly speeding up simulation code by utilizing
The most popular methods are to use a switched current source alternating from,sink to source at safe levels and looking at the response time for excessive capacitance which can signal an "almost short "in CMOS or a low voltage swing. Backdriving junction points incircuit are often done by ATE but this won't detect leakage, just transfer (...)
Texas Instruments datasheets for CD4xxx ICs show detailed graphs of minimum and typical output current sink and source at 3 supply voltages. The graphs allow you to select a load voltage drop (I use an LED forward voltage). For example with a 10V supply the typical shorted output source current is 20mA or 18mA into a white 3V LED. Each (...)
The cheap and dirty way for slew rate control is a series gate resistor on the final sink and source devices. That scheme has variabilities from Rg, Cdg and Vdd. If you want something super controlled you're probably talking a closed loop, quasi-integrator type feedback with a reference, and this is unlikely to support high speeds well. How "pa
It won't regulate 500 mA current in the LEDs. try again. 1) design a 500 mA CC sink that works with <0.1V drop to max of 2V with power loss calculations using a 50mV shunt current sense R and MOSFET regulator. 2) then carefully choose two Power Schottky diodes (1V@5A) as "exclusive or" or Diode OR logic from each power source so that you know
The main problem is that the virtual ground isn't designed to source or sink DC current. Loading it with the processor supply current would cause severe inbalance.
Hi, Is there anyway to detect when a sink device has been switched / selected. There is pin 19 hot plug detect but I presume that is only when a source device is powered or connected? So if you have a monitor or TV with multiple sources is there anyway to detect which port has been selected without all the handshake data? Many (...)
hi i want to design a 12 volt and 5 volt power supply from 16 volts..i'll use two regulators LM7805,LM7812 my question here should i put the regulators after a single bridge or use double bridges , one for each regulator , how to calculate power dissipation and sink used note that am using single ac source thanks
Vdd supports 15V Logic and 3 Terminal regulators will source current but not sink any, hence if the LDO output is pulled up, it doesn't take much current to do so. However the driver chips indicates. Vss Logic supply offset voltage w.r.t. COM = Vcc -25 & V + 0.3 and Iqdd Quiescent for Vdd supply current = 30 uA max. - meaning it s
GBW product of most Op Amps are low, so use unity gain. ESR of LED is low ( 15 Ohms ) so emitter resistor should be low ( 100 ) Then to make constant current sink use feedback from emitter or FET source instead of OA output. e.g. I would design this way THen the BW is limited only by the Op Amp's max BW at low gain. [ATTACH=CONFI
There are many ways to implement a LED Matrix. 1) Use Discrete Transistors. source transistors (This includes PNP Bipolar and PMOS MOSFET Transistors) and sink transistors (This includes NPN Bipolar and NMOS Transistors) 2) Array Driver Integrated Circuits. source (UDN2981 - 8 Channel 500mA source Drivers) and (...)
See the answer in your other thread about positive (source) and negative (sink) output currents.
CAN transceivers are also generally designed to be quite robust - they have substantial amount of current source/sink capability, and output short circuit protection. They are capable of handling the dominant/recessive bit battles on long cable lengths without incurring damage. Some of them have significant ESD and overvoltage protection built
schmit trigger in his post #4 explained the concept of power supply which can source current to the load or sink it from the load. Single transistor on output can only source current or sink it and not both.
Please specify purpose like switching speed, direction, current source and sink capabilities, etc. Analog Devices have a very good range of isolators. Link
Lets leave apart the the solenoid, motor etc. etc. The problem is if the MOSFET is overloaded, only the MOSFET should blow, not the driver! Destruction of the driver insists something else... 1. I don't see any series gate resistor to limit the inrush sink/source current from the driver. 1R2110 can handle only 2A current. First and foremost, inser
The datasheet for the Cmos 555 ICM7555 from Intersil has graphs showing the typical output current. It can source only 2mA (but its minimum current might be only 1mA) and sink 10mA (or a minimum of 5mA) when its supply is 3V from two brand new AAA alkaline cells then you will watch the LEDs dim even more as the battery voltage drops to 2V. The Cmos
It should not be possible because it looks like an Push/Pull output driver which can source or sink 4mA. You would need an A/D converter input or an universal digital/analog I/O. Enjoy your design work!