Search Engine www.edaboard.com

Time Delay Circuit Design

Add Question

170 Threads found on edaboard.com: Time Delay Circuit Design
Hi, guys, I would like to study time delay circuit, could you give me some useful materials,? thanks! In my opinion, using inverter and capacitor or current source and capacitor could produce a time delay. are there other methods?
See this circuit maybe you will find something usefull for you : Three Stage - Cycling timer circuit Stage time delay circuit
I think you can do like this: Use LM555 IC to create a Pulse wave which has duty cycle and frequency belong to your adjustment. Use this Pusle to charge a capacitor through a resistor. Use a comparator to verify the voltage threshold on a pole of capacitor and turnup your circuit's stage. delay time can change by change the duty cycle and (...)
Try this circuit. The 1st opamp, transistor and resistor act as a current source and creates a ramp on the capacitor. The second opamp just acts as a comparator. The current is (Vcc-Vref)/R1. time = C1*Vref/I = Vref*R1*C1/(Vcc-Vref) so you can set R1 and C1 to get time=1sec
Dear all, I need a 10ms delay time. Is it possible to design a delay circuit by using schmitt trigger?
Hi, i will plan to design the remote switch board with timer control with mc.i need the ir remote ckt . how to create time delay in pic18F252.anybody help me give some ideas.252
There are many ways to do this. You already have one phase, call it phase A. The other two phases are just time shifted copies of it. I'm assuming you are using 50Hz or 60Hz so delaying the other waveforms is not practical as the delay would be too long at such a low frequency. You could consider phase locking an oscillator at 3 (...)
Besides pin diodes, 50 ohm matched coaxial relays would promise the best performance. It's definitely the standard solution in test and measurement applications, if switching time isn't critical. Otherwise, you should also look for GaAs analog switches.
Q1: use nmos Cap or MIM cap ? Q2: how to use constant_Gm circuit in Gm_C filter Q3: for High freqency filter , only Gm_c filter can be select or not ?? why not use MOSFET_C / OTA_C filter Q4: Gm_c filter how to design low "group delay" and "low noise" a good book is "Hi frequency contiuouns (...)
I think what you're refering to goes by the name of 'super buffer'. It's nothing more than series of interters starting to minimum size to larger sizes as you move from right to left towards your load. You don't design a big inverter because that'll offer too much load to the your previous logic. Super buffer simply distributes the load in many sta
Hi Roy83 -- Download SonnetLite from (I work for Sonnet). It is a 3-D planar shielded EM anlaysis. It has no time-out, but is limited in problem size. Full documentation is included. Pages 81-83 in the User's Manual detail "Kinetic Inductance", which is unique to superconductors. If you go to the Sonnet web site, cli
you can build a oneshot which should be pretty stable over temp, or you can draw a few slow inverters (normal nmos, pmos = 0.25/25). the slow inverters are fine if the voltage and temp in your system are reasonably well controlled (20% voltage, 50-80C temp range). if these parameters vary a lot, you may want to use a oneshot which can be built
Ans to What is Clock Skew ? -- In circuit design, clock skew is a phenomenon in synchronous circuits in which the clock signal (sent from the clock circuit) arrives at different components at different times. This is typically due to two causes. The first is a material flaw, which causes a signal to travel (...)
would the switchig frequency have to be totally uniform. could a slight time delay in switchig cause the rapid increase in Temperature
what he said is you use the memory to hold the data and send them out in the right time.
to the critic path, the delay is max, the hold time is met, the setup time may be the violated, So, the setup time is critical
I need a timing circuit with the said output below. You may say this is an ordinary monostable circuit. But this is probably not, the circuit will only change its output after a certain period of time after the user triggers the circuit. Another difference is that the output is dependent on the users (...)
Hi, Use a comparator driven relay, which is switched off when voltage is above 40V. Hope the relay off time delay is OK for your application? Regards, Laktronics
im designing discrete time DSM. i know circuit design but prob. with simulink, how do we get noise plots in simulink as others get. can you please provide me a complete example of 2nd order low pass SDM in simulink with gain parameters. when i did ,it was going way hign in magnitude after the 2nd integrator. thanks for your reply.
Hi all I am quite new to ASIC design. This time I want to design a circuit to delay for a certain time, such as 3us. I would like to use inverters and capacitors. My current ideas is just tweak the L and W and the value of the capacitor. And maybe using two stages are better (easy to (...)
HOW ONE CAN MAKE OR MANUFACTURE time-delay fuse?
Hi, I'd like to design a circuit such that at first, the circuit is completely powered off. The user pushes a switch, which injects power into the circuit. Then a mechanism maintains the power active, even if the switch has been released. At a later about 3 seconds, when the circuit does no longer need (...)
You can use a mmic phase shifter chip, such as The trick will be to find one off-the-shelf for your 1-2 ghz frequency band. You can design your own phase shifer, using time delay length of microstrip line that get switched in/out. The benefit of this approach is that you can
Osc. and 45min timer timer circuits With 4060B - Electronics instead of transistor use time delay circuit for 10sec ( look time Recovery delay circuits) LM555 timer circuits
If the application is cost sensitive use fuses. If the application needs close current over protection use circuit breakers. circuit breakers tend to be more reliable then fuses (fuse wire runs hot all the time and eventually fatigues giving false breakages). Frank
Hi, I have to develop a Power Control circuit that I have to use how Programmable Dimmer for 3 Halogen Lamps (3*1500Watts). I would design the control circuit with an integrated microcontroller that I'd like to use to drive a power device. For Power Device and schematic function, I can use Triac, SCR, IGB and Mosfet. I would like to (...)
Consider a totem pole driven Class D and another one with out totem pole drive and ponder the following questions in my mind 1.Which of the two will have higher response time ? This is my take in it The one with a totem pols drive has a higher levels of BJT so it will have higher response time 2. For a high speed response ckt what (...)
It's really two circuits divided by the ground connecton in the middle. The top is a signal generator, you have to produce pulses in software to drive it. The bottom is a receiver, producing a signal the software can read. Your software would normally produce a burst of pulses at ultrasonic rate (typically 40KHz) and then start a timer. The (...)
Hello! If it's just for a timer, you don't need a real-time clock circuit. Use the cheapest microcontroller you find (usually they all have built-in timers). And then program it. I guess with 10 ~15 lines of code, you can do that easily. Dora.
You should talk a little bit about time scales. May be ps up to ms, circuits would be respectively different.
Use an exclusive OR gate. Put your signal directly to one input and through a RC circuit (to produce a delay, series R shunt C with a time constant of about the pulse width time you want) to the other input. You will get an output of the XOR gate that is as wide as the delay through the RC.
max(Tpd)Thold-Tczq+Tskew Tpd:the delay of the combinational logic between of two FF; Tstp:the setup time of FF Thold:the hold time of FF Tclk: the period of clock Tskew:the clock skew of clock Tczq:propagation delay of FF,time from arrival of clock signal till change at (...)
Is this command used to report the min hold time of the circuit? If so, according to the dc report, the min hold time=data required time in the report=clock uncertainty + output external delay + ... Why the output external delay is part of the min hold time?
Can anyone offer me tips on how to size the transistors for the buffer stage shown, particularly the PMOS transistors because I am having a hard time keeping PMOS load in triode and PMOS diode in saturation. I am trying to build a four stage ring oscillator. From my calculations I need at least a Gain of 1.4 in each delay cell and I am target
For the startup circuit below used for bandgap I have found that for a fast ramping of supply voltage (10us) it takes a while for the bandgap voltage to reach steady state >10us, under different corners. However if you put a MOS cap at the current mirror this issue is solved. Can anyone explain why is this so? For slow ramping (5ms) of supply vo
with faster clock domain in your design, you must define a efficient operation protocol for synchrony. the setup and hold time delay is key for consideration.
But a single pulse current generator will be trigger for the vco. For instance if you connect a pulse current generator without period and very short pulse after a certain time ( for intance 10ns ) this generator will wake-up the circuit. If you have double crossed vco, you may also use time shifted current pulse generators to wake up the (...)
u can increase the delay time by increasing the load capacitance .
Hi.. In pipelined designs with latches we use usually use 2 phase clock system. It might happen that in clock domain the logic delay is less that Tcycle/2. So now practically that logic in the other clock domain can use some extra time to evalute the logic. This is known as time borrowing. You can refer to Skew Tolerant (...)
Remember that synthesized HDL has no concept of time. Do you have a second clock available? Or maybe some other hardware time-delay device? You can use one of those things to create a time window. During that window, you count the input clocks. If the count is zero, then the input clock is not running.
In POR1 ,When the AVDD with fast rising time,the POR wavrform maybe failure ( POR 2 times) The Cap in POR1 is 70fF,The MOS leakage will make POR1 failure in high temp. POR2 is robust design. In POR circuit design, You must check any VDD waveform in all application .
hi, When you synthesis your design using cadance buildgates, generates a timming report. In the report, could some please explain me the meaning of some terms like . Other End Arrival time 0.00 - External delay 1.50 + Phase Shift 10.00 = Required time 8.50 - Arrival time 1.31 = Slack (...)
The propagation delay of the cell is related to the rise and fall time of the cell by this: Tp = (Trise+Tfall)/2
I'm trying to design an asynchronous counter using 6 T-flip flops. It is giving a reasonable output but of course with alot of delay. I am going to use some combinational logic for the exact divide ratio i require. I havent done it as yet,have just simulated the 6 flops feeding into each other. Am using Specter to do this What are the timing consi
I'm trying to design an asynchronous counter using 6 T-flip flops. It is giving a reasonable output but of course with alot of delay. I am going to use some combinational logic for the exact divide ratio i require. I havent done it as yet,have just simulated the 6 flops feeding into each other. Am using Specter to do this What are the timing consi
I'm trying to design an asynchronous counter using 6 T-flip flops. It is giving a reasonable output but of course with alot of delay. I am going to use some combinational logic for the exact divide ratio i require. I havent done it as yet,have just simulated the 6 flops feeding into each other. Am using Specter to do this What are the timing consi
it is not possible to get 1/3 without passives or some sort of pll or duty measurement. Because it is not possible to manage rise or fall time without processing of full signal period. Of course you can design a delay circuit . It is matter of things which deserves those efforts . But you can get 1/3 duty for twice lower (...)
Adding delay on both input signal rising edge and falling edge shall not help, I think, because you still can not avoid turnning P/N device on together for a short period of time, we have to seperatly handle rising edge and falling edge for the P and N side to avoid that. how did you add the resistor to overcome this problem?
Whether we have taken into account the hold time while calculating the maximum frequency of digital circuits or not?..
These values are not usually calculated, they are obtained by characterizing the flip flop in simulation. Basically, you run a sweep of circuit simulations, in each one you change the amount of delay between D pin change and the CLK pin change and you observe the CLK->Q delay for each case. When the CLK->Q change takes longer than a (...)