Search Engine

Verilog Signed

Add Question

79 Threads found on Verilog Signed
hye gaizz, parameter RED =3'b000; //if assume as 0 round off ~ 0 parameter YELLOW =3'b001; //if assume as 1.2 round off ~1 parameter GREEN =3'b010; //if assume as 2.1 round off ~ 2 parameter BLUE =3'b011; //if assume as 1.7 round off ~ 2 parameter COKLAT =3'b100; //if assume as 0.2 round off ~ 0 parameter BLACK =3'b101; //if assume as 1
hello i am doing a verilog project that design a FIR filter. i generate sin & cos waves with cordic algorithm and apply it to FIR fiter. i am not sure about response. this is the code of fir filter: module FIR_filter(input signed x, input clk, output reg signed yn); reg signed xn; wire
I need some help getting started with writing the following two sort file. Can someone help? (a) Write a module sortEight, which accepts eight signed values and returns eight signed values sorted from least to greatest. You should submit one file for this problem called ? Any additional modules should be inc
Hello everyone, I am trying to design 32 bit binary signed digit adder but I am facing issue while writing code for signed number. i.e for example if we take number let it be X=10-111 , then I want to represent X as (X+ = 10011 and X-= 11011) then how implement it in verilog. please help me.
Apart from Babylonian method (cannot use this) what other algorithms exist that can be implemented in verilog. Requirement is to calculate rms of a series of 32bit signed numbers
HI, I am new to system verilog and was trying to simulate the following simple program but am not able to understand how the output is beign generated: module test (); initial begin byte XYZ; foreach(XYZ) XYZ=i*100+j; foreach (XYZ) begin $write("%d:",i); f
Hi, I'm trying to code a signed multiplier, and I used 'signed' for the ports and wire, but when I run (ModelSim) simulation to check it, it doesn't work for me. Below is the code and the simple testbench. The numbers are the most positive (0xFF) * most negative (0x2000). In simulation, I get 0x1FE000, which is not the correct answer. Any idea
Then you need to read a book on VHDL (or verilog)... c <= a*b;
Hi, I read the following about verilog expression: Example 4-1 shows two ways to write the expression ?minus 12 divided by 3.? Note that -12 and -d12 both evaluate to the same bit pattern, but in an expression -d12 loses its identity as a signed, negative number. 108105 I do not know what [
You have to be very careful when using signed arithmetic in verilog and System verilog. Unless you really understand the way the language treats signed values, and especially the way it treats combinations of signed and unsigned values, you can find many ways to hang yourself. In your (...)
I have written a verilog file that implements some arithmetic operations, I defined my signals as wire signed or reg signed. when I simulate that on isim simulator it does the operation as specified, with signed arithmetic. but when I simulate the same file in modelsim it behaves as if the signals are (...)
I have to multiply two fractional numbers of 42 bits in verilog. I am using the fixed point (Q12.30). Now my result is wrong. part of my code: module my_name (out,Clk); input Clk; output reg signed out; //(Q24.60) reg signed in1; //(Q12.30) reg signed in2; //(Q12.30) alway
Did you ever consider using the the verilog signed type?
I have a hard time believing that. How did you come to that conclusion? - - - Updated - - - Also, you did notice the difference between a vector and a number, right? I just gave you a single 8-bit signed number. No need to add the extra confusion of a vector of signed numbers if the problem of the day is "H
I've written a matlab code to generate sinewave to that I added noise and then that signal then I converted into text file. This textfile has decimal floating values. I want to read this file in verilog testbench and get input from that file. and again backto write in another text file the output. can anybody help me in this?
Hi all, as fasr as I know verilog cannot read negative numbers, but I have no idea of writing test bench from VHDL and since time constraint I am getting more and more confused as I open each link via google for VHDL read file... I have data with both negative and positive integer format and am unable to read the data. I did previously s
Hi I have designed a 8-bit counter using verilog. I simulated it using modelsim. counter is performing it's function correctly till the total event at the output reaches 127 (i.e after counting 127 clock cycles) but after 127 I am getting a value of -128, then -127,126,-125 and so on for each additional clock cycle. why it is going to -128, why
verilog_ project 36-Efficient VLSI Implementation of 2n Scaling of signed Integer in RNS .pdf 2nbit csa with eac -verilog code please carry save adder (csa) end around carry(eac) ;; below i posted my project - i have to solve that
i need a verilog code for 8bit signed carry look ahead adder..... i dont know how to convert the following code... help me soon....:-( module cla(sum,c_8,a,b,c0); input a,b; input c0; outputsum; output c_8; wire p0,p1,p2,p3,p4,p5,p6,p7,g0,g1,g2,g3,g4,g5,g6,g7; wire c1,c2,c3,c4,c5,c6,c7,c8; assign p0=a^b, p1=a^b[
i need to design a multiplier unit.. design idea: only binary inputs representation signed representation..can provide a sign bit input.. ie.. if we want to multiply 2 and -3.. input given should be 0010 and 0011(consider 4 bit numbers)..since sign of one of the number is negative..i can give a sign bit input as 1 here.. so i need a program
Hi all, I am learning verilog and this is a module used for read a character: module file_read() parameter EOF = -1; integer file_handle,error,indx; reg signed wide_char; reg mem; reg err_str; initial begin indx=0; file_handle = $fopen(?text.txt?,?r?); error = $ferror(file_handle,err_str);
Generally if I declare a variable as integer in verilog.. What hardware element the synthesis tool will take that variable. Thanks in advance
Hi, I'm new to verilog and have a question about signed multiplication. My program works for positive integers but fails for negative numbers. Below is the code with test bench. module multiplier(clk,X, h_0, h_1, h_2, h_3, h_4, Y); input clk; input X; input h_0; input h_1; input h_2; input h_3; input [
Hi, I am looking for a way to force verilog to use 2's complement arithmetic. I'm not sure if it does it automatically. I heard somewhere that declaring the inputs as 'signed' would do the job. Can someone help me out?
Pleas some one can explain me why in the below code, x0_eq is not equal to x1_eq? `timescale 10ns/1ns module test; reg signed x0, x1, x0_shifted, x0_eq, x1_eq; initial begin x0 = -27; x0_shifted = x0 >>> 3; x0_eq = x0_shifted + x0; x1 = -27; x1_eq = (x1 >>> 3) + x1; #10; $finish; end endmodule
Dear all, verilog 2001 have this functionality for signed reg(s) and wire(s). They work as two's compliment hence are they also synthesizable and will work the same way in-circuit as they do in simulation.
hello amir, In verilog 2001, you can now declare signed variable and it will automatically be 2's compliment signed variable. wire signed inp1; //will take negative values as 2's compliment reg signed inp2; //will take negative values as 2's compliment assign inp1 = 10000000; // It means -128 (...)
check below pdf to work on signed and unsigned in verilog.
Hi I am trying to do a synthesis of verilog code by using RTL compiler .. The code got correctly compiled in modelsim but is giving errors while rtl compilation .. I am using .. parameter signed b0 = 8'b00000011 ; .. lines in codes to supply constants.. The rtl synthesis is giving the error of b0 being an undeclared variable ! I tried to make
Hi, How can I convert integer type to signed bit vector in verilog? Thanks
Hi , In VHDL we have a function to convert std_logic_vector to signed data we have anything like that in verilog to convert in to signed type in verilog. for example i have wire diff; I want to convert it into absolute value. Thanks Alka
I struck to write code in vhdl/verilog of representing binary signed digit (BSD) where 1 bar is nothing but - (negative) that value i.e., let me go through with an example a) 2= 0010 in binary where it can be written as by using BSD as 011
hello, i need to implement fixed point signed addition of 16 bits at every clock edge for CORDIC algorithm. but the very first addition is overflowing, can anyone tell me how to correct overflow or the method to work with fixed point with overflow. i am using 1 sign bit, 1 integer bit, 14 fraction bits (Q2.14 format).
Hi every one iam looking for a piplined fixed point divider, a generic one that i can choose the size of the dividend and divisor , between 2-32 bits. I found a serial one in opencore, but having difficluty with a a piplined one. If i generate a 32 bit divider using Xilinx coregenerator, will i be able to use it effectively with less than 32
Is $signed() /$unsigned() synthesizable in verilog?
I am not familiar with VHDL,from verilog view,in the "position",signed number would not be recognized. And if you want to implement "abs" function ,here show you an example in verilog(16bit): assign abs_num_diff = num_diff? (~num_diff + 1'b1) : num_diff;
i have a problem to do one application about arithmetic logic calculator. I have to design, test and evaluate an arithmetic logic calculator that perform operation of addition and multiplication of two input number. the input number are 5-bit binary reprenting signed decimal number . the design should use verilog HDL and test in A
Hi Digit0001, I'm not so familiar with VHDL but in verilog I can use signed singals to do twos complement multiplication without checking the sign bit. see example module tb (); reg signed mcand; reg signed mplier; wire signed result; initial begin // -80 x (...)
y is not a constant. But I am very new ın verilog and I don't know could you help me?
I want to write a verilog model of a pipelined circuit which its output is y = max{xi, 1signed 2?s-complement integers. plz help. thnx
Hi there, Recently I was trying to write a verilog Code for Multiplication by 3. Condition-My Input is variable-Unsigned or signed My Multiplier is fixed-3 So if i have -20 as input in binary my output should by -60. and 20 as input my output should be +60. I want to declare only one output that is product and (...)
It should be noted, that verilog also has a signed data type. But in case of the add and sub operation, it doesn't change anything. The difference between unsigned and two's complement signed is only in the interpretation of the result, the bitvector is the same. You may want to verify this by pencil and paper method. In (...)
Hi All In my code im using $readmemh to read hex values from a text file in which alot of the values are negative. verilog is treating them as positive and returning erroneous results. Can someone please help me deal with this problem? I really need to figure out a way to recognize these negative hex values. Please help
Hi , I have 8 numbers like -398.1234 , -14.1898 etc and I have 8 signals generated in the design . I need to compute y = c1* x1 + c2 * x2 .... + c8 *x8 , where c1 , c2 etc are the constants and x1 , x2 are the signals to the block . What is the best way to code this ? since these are floating point numbers , shoul
i synthesized my code (verilog) containing mainly additions and subtractions and am doing post synthesis simulation in modelsim in modelsim wave i see, instead to obtaining differences of two registers , i am now obtaining difference divide by 2 I am not able to figure out the problem. i even tried re declaring wire resulted by subtraction
hey I am a student of B-tech . I am doing a project in which i have to use a parallel multiplier. I have to multiply two matrices of 8x8 size and each element is a 16 bit fractional number represented in binary format. I wrote a code in matlab and verilog both but when I matched the result of verilog with matlab, I found big difference between the
verilog 2001 defined >>> and <<< for signed shifting operations. -- Amr Ali
it is used for signed shifting in verilog 2001
Hi, I am pretty new to verilog and was hoping someone could help me out. I am having 2 problems, I am guessing both are related to poor logic. 1) In the example below I am getting warnings that "Warning (10235): verilog HDL Always Construct warning at xxx.v(15): variable "D2" is read inside the Always Construct but isn't in the Always Constr
verilog simulators provides a few format for data export, such as %b, %d (for decimal). However, in case the vector is a signed number, how we let simulator export utility aware of it and process it correctly? Added after 32 minutes: also, how to fdiaplay the vector representing a real value. How to

Last searching phrases:

avr pdf | arm soc | ccs usb | best eda | ccs usb | snr ber | well tie | sdf value | 7x5 led | 7x5 led