38 Threads found on edaboard.com: Weak Pullup
The datasheet of a 16F877 says weak pullup current 50 to 400 uA at 5V which means the weak pullup can range from 12K5 to 100K.
I often use them if I have to connect keys to a pic so I do not need any external resistor to +5V.
If you do not enable the weak pullups the pin is floating if (...)
Microcontrollers :: 03.11.2003 00:56 :: C-Man :: Replies: 4 :: Views: 4164
A weak pullup will hold a value on a pin while all other drivers are in tri-state, and can be over-ridden by the value of the driver, once it starts driving. A strong pullup cannot be over-ridden by the driver, and will cause contention.
PLD, SPLD, GAL, CPLD, FPGA Design :: 07.01.2011 18:25 :: Brownout :: Replies: 4 :: Views: 4299
All four ports 0,1,2,3 of MCS51 are bidirectional. However only port 0 is considered "true" bidirectional, because when configured as an input, it floats.
Ports 1,2 and 3 are sometimes called "quasi - bidirectional" due to the fixed internal pullups.
You can read a good document about hardware inside standard MCS51 at:
Microcontrollers :: 26.03.2003 11:21 :: silvio :: Replies: 3 :: Views: 2006
i have another question?
what is weak PULL-UP?
this is also a feature of the PIC controller?
can someone explain this feature.
If you enable "weak pullup" on PORTB it is like you have connected 8 pullup resistors with a value of about 47K to 250K from PORTB0 ... PORTB7 to +5V.
On some small PIC's like
Microcontrollers :: 28.10.2004 02:55 :: C-Man :: Replies: 6 :: Views: 1873
I don't think it is possible to disable the weak pullups on this micro. It is basically an 80C32, where the pullups are always on, to allow the I/O pins to function as both inputs and outputs, simply by clearing the port latch; there is no data direction register.
Is it really that important to have the pullup disabled? (...)
Professional Hardware and Electronics Design :: 08.09.2005 12:52 :: VVV :: Replies: 4 :: Views: 1836
Like Davood Amerion says, you can use most any pins of the CPU. BUT, if you choose ones with an internal weak pullup (and enable those weak pullups), you'd require 2 components less, and make your PCB that much simpler.
Microcontrollers :: 02.05.2010 01:04 :: ard :: Replies: 6 :: Views: 2698
now the problem has been fixed by adding option of 'weakgate' when 'run build_model' .
the pad cell has weak pullup or pulldown, which TetraMax regards as contention.
hope to be helpfull to others.
ASIC Design Methodologies and Tools (Digital) :: 06.05.2006 22:53 :: gauz :: Replies: 2 :: Views: 731
Tristate logic can cause power waste. adding a weak pullup or pull down to the net would remove the power waste
ASIC Design Methodologies and Tools (Digital) :: 25.10.2006 02:38 :: sishir :: Replies: 4 :: Views: 725
Here is the reason:
Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly l
Microcontrollers :: 07.05.2007 21:45 :: IanP :: Replies: 12 :: Views: 924
It would be helpful to see all the source code, if it's not confidential.
In your simulator display, be sure you aren't confusing the floating 'z' state with the unknown 'x' state. Signal contention (two drivers fighting with each other) can result in an 'x' state.
By the way, your test bench is not simulating the open-drain nature of I2C. It
PLD, SPLD, GAL, CPLD, FPGA Design :: 26.03.2008 18:47 :: echo47 :: Replies: 13 :: Views: 15046
Port pull ups are can be enabled so if you are using the lines as inputs, you dont need to add external resistors to pull the lines up to Vcc.
You cant have floating inputs, pull ups hold them in a high state. They are weak pull ups, sort of like adding a 220k resistor to the line.
Microcontrollers :: 04.07.2008 18:42 :: btbass :: Replies: 1 :: Views: 1400
Wanting to use MCLR as interrupt port change state - its set high. Prefer to use weak internal pull-up.
ioc.3=1; intcon.GPIE=1; //enable IOC bit for GP3, then GPIE
//in ISR checked for state when button pressed high to low thusly:
if (GPIE && intcon.GPIF)
//nosuch IRQ not being called
The logical port to use would be GP2/ext int p
Microcontrollers :: 10.12.2009 11:10 :: AlGeorge :: Replies: 0 :: Views: 518
Here is a job:
To sense ambient light change as a switch from say day to night, with eg PIC10F206.
Device between input port with weak pullup enabled, and VSS. Possibly use the comparator for validity of change and hysteresis.
Assume LDR is the better of the two options or is there another device to consider mainly need lowest cost part thanks v
Microcontrollers :: 08.01.2010 19:44 :: AlGeorge :: Replies: 4 :: Views: 1067
From your description it looks like you need a range of just a few cms between the IR source and the detector. If you shield and align both properly, you should get away with directly connecting the IR receiver diode to the PIC's input; use a pull-up from this point to +5v. When the receiver sees IR, the port pin will drop to 0. Choos
Microcontrollers :: 23.10.2010 11:31 :: ard :: Replies: 16 :: Views: 1052
it appears that you are driving the data line high during the read
I don't think so. The code seems to be dedicated to 8051 standard IO. It has open drain ports with weak pullup, without any data direction register. There's no risk of driving SDA high with these interfaces.
Microcontrollers :: 27.04.2011 16:01 :: FvM :: Replies: 7 :: Views: 1161
i need code which generate ir 38 khz pwm using pic12f675You do not normally need PWM for 38KHz IR, just square waves.
This should do it:
;IRTX - use MPASM in relocatable mode
#include p12f675.inc ;with analogue
errorlevel -302 ;prevent bank select warnings
Electronic Elementary Questions :: 20.08.2011 06:52 :: hexreader :: Replies: 1 :: Views: 1650
Hi i am trying to enable IOCB feature in PIC ... i am trying to use interrupt on change on RB 4-5 port .
I have enable the weak pullup feature and that seams to be fine , but the IOCB ports which i am enabling do not seem to change the value .I am using proteus VSM to check the values ..But the IOCB shows 0 .
Microcontrollers :: 14.01.2012 01:27 :: deeplearns :: Replies: 1 :: Views: 557
weak pullup and similar CPLD properties are hardware features that have to be defined in vendor specfic constraint files or configuration tools. It can't be set in generic HDL, may be with vendor specific attributes.
I can confirm that Cool Runner II offers weak pull-ups according to data sheet. But I'm not using Xilinx and can't tell you (...)
PLD, SPLD, GAL, CPLD, FPGA Design :: 04.03.2013 09:27 :: FvM :: Replies: 3 :: Views: 307
your schematic is OK as far as I can see.
You must use pullup resistors to +5V (4K7) at each output of your 89C52 which is driving the ULN.
The internal pullups of 8051 are too weak to fully switch on your ULN.
hope this helps, best regards
Microcontrollers :: 13.03.2004 12:57 :: C-Man :: Replies: 11 :: Views: 6309
Spartan-III have a pin called HSWAP_EN.
From the Xilinx doc:
A Low on this pin enables weak pull-up resistors on all pins that are not actively involved in the configuration process. A High value disables all pull-ups, allowing the non-configuration pins to float.
This is a dedicated pin, and is used for when the FPGA is not yet programmed
PLD, SPLD, GAL, CPLD, FPGA Design :: 15.04.2005 14:06 :: Big Boy :: Replies: 7 :: Views: 1068
You didn't say which FPGA or how the input is configured. If the input pin is used internally, then the typical FPGA input is very high impedance, so the signal will float. You breathe on it and it will probably change state. It may pick up noise or consume extra power too. Some FPGAs provide configurable pullup or pulldown resistors on input pins.
PLD, SPLD, GAL, CPLD, FPGA Design :: 31.08.2005 20:00 :: echo47 :: Replies: 14 :: Views: 885
a :arrow: tristate input
x :arrow: tristate output
e :arrow: tristate enable (active high)
gate U1, U2 and U3
U1(a) connected to '0'
U1(e) connected to first input
U1(x) connected to U3(e) + pullup
U2(a) connected to '0'
U2(e) connected to second input
U2(x) connected to U3(a) + pullup
U3(x) connected to a
ASIC Design Methodologies and Tools (Digital) :: 07.10.2005 18:13 :: sam31 :: Replies: 1 :: Views: 842
I want to add a weak pull-down resistor on 3-state output buffers and bidirectional buffers in Xilinx FPGA, I have tried to code it like this:
IOBUF KIO_0 (.O(KIO_I), .IO(KIO), .I(KIO_O), .T(!we));
IOBUF KIO_1 (.O(KIO_I), .IO(KIO), .I(KIO_O), .T(!we));
IOBUF KIO_2 (.O(KIO_I), .IO(KIO), .I(KIO_O), .T(!we));
PLD, SPLD, GAL, CPLD, FPGA Design :: 16.05.2006 01:44 :: s8319 :: Replies: 6 :: Views: 9045
The pull-up resistor only acts as a "weak" pull-up source.
So when slave drives low, the net will be pulled-down to '0'.
You can also refer to the open-drain circuit.
ASIC Design Methodologies and Tools (Digital) :: 30.11.2006 09:10 :: joe2moon :: Replies: 6 :: Views: 1261
The output of 8051 (both C51 and S51) is not a push-pull type output. It is a weakly pulled-up open-drain type output. It can sink large currents (5ma or so) but can source only a few micro-amps. So if you feel that the output is not capable of driving properly, you connect about 4.7kohm resistors between the port pins and +5V.
Alternately, you c
Microcontrollers :: 04.02.2007 04:54 :: techie :: Replies: 81 :: Views: 14654
How have you set up internal pullup:
Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.
Hobby Circuits and Small Projects Problems :: 08.03.2007 19:26 :: IanP :: Replies: 5 :: Views: 2979
The receiver probably contains garbage from when the RS-485 receiver when from the previous enable to disabled. I would flush the UART receive buffer BEFORE re-enabling the RS-485 receiver. I am not familiar with how to do that on a PIC, on an AVR, I just read the buffer register and discard the result.
How long are your interconnect cables?
Microcontrollers :: 22.05.2007 19:03 :: banjo :: Replies: 14 :: Views: 7679
I have a doubt regarding VHDL 9 value logic application in Xilinx FPGA. Its is said that there are 9- logic values which can be used while writing HDL's but in most of the designs i can see obly logic 0, logic 1 and 'Z' (High Impedence).
I am writing a code for Spartan FPGA's.
My question is, what is the use of weak Unknown(W
ASIC Design Methodologies and Tools (Digital) :: 13.11.2007 07:01 :: vlsi_freak :: Replies: 2 :: Views: 1372
May be this one is already out of date but for what its worth. As Bobi said, The inputs of the LPC2129 can tolerate 5V. What you could do is to connect a pull-up to the port pin, connecting it with 5V. If you drive the pin low, the max 4mA of the port pin have to be strong enough to get to low-level.
If you want to have a high-level, you put the p
Microcontrollers :: 16.01.2008 08:55 :: bobsanjose :: Replies: 2 :: Views: 2067
i still cound find out the answer!!!!
thxs for helping
OK first, are you sure your logic is correct? Your initial logic seems to be waiting for a high, then timing a high pulse. Most modules output low, so a start bit is a low pulse not high.. Of course you could have an inverter or different module, but it's the fir
Microcontrollers :: 30.03.2008 08:28 :: Alan69 :: Replies: 8 :: Views: 2998
PORTB has built in weak pullups, you have to enable them RBPU
Connect one side of your DIP switch to GND
Microcontrollers :: 24.06.2009 08:36 :: blueroomelectronics :: Replies: 5 :: Views: 4004
are there any pins that need to go to a high state after reset? If so, the internal pullup after reset is VERY weak and often can not pull a pin high. You need toi use external pullpus in such a case or you switch the portpin to low and then to high, much stronger pullups are involved in this action.
Just a guess because I have seen (...)
Microcontrollers :: 28.07.2009 01:07 :: bobsanjose :: Replies: 10 :: Views: 1772
Suggest you use active low logic. Output low on any of the 4 outputs and then look for low on the 4 inputs. You WILL need pullup resistors on the 4 inputs, internal weak pullups may be ok if the port has them, would go for external myself 1-10k ok, I tend to use 4K7.
Added after 6 minutes:
Microcontrollers :: 21.01.2010 10:20 :: GrandAlf :: Replies: 20 :: Views: 6515
All P1 port pins have “weak” internal pull-ups, so if you use them as general purpose input/output pins you don’t need to add any external pull-up resistors ..
Microcontrollers :: 20.04.2010 20:47 :: IanP :: Replies: 1 :: Views: 690
I see that there are a lot of schematics where there are pullups on pins that also have a driver. Can you do this with any signals (i usually see it on reset signals)? How weak has the pullup so the driver can still make the signal 0?
Analog Circuit Design :: 08.04.2011 06:38 :: sebas :: Replies: 1 :: Views: 408
Usually SPI doesn't use pullup unless you have a microcontroller that has open drain outputs or very weak current sourcing capability.
pullup resistors are used in I2C which uses open drain pins but this is a different case.
Microcontrollers :: 31.03.2012 03:23 :: alexan_e :: Replies: 1 :: Views: 530
Have you installed the appropriate pullup resistor on MCLR?
Vss/GND yes, Vdd no, unless you are powering the board with the PICkit.
Is the PICkit 2 genuine or clone? You may want to use a weak pulldown resistor on PGM, this seems to be particularly important with certain clones.
Also, if applicable, be sure and disable PGM from within th
Microcontrollers :: 15.06.2012 22:30 :: bigdogguru :: Replies: 2 :: Views: 669
Your BC558+ SW + 26K config is very unusual. What are you trying to do here ? I suspect this needs to be improved - especially when the Switch is open & your base floats.
Also imho your MCLR should be pulled to Vcc, even though it already has a (weak) internal pullup
An open pin can pick up noise easily and cause problems.
Also in general yo
Power Electronics :: 23.12.2012 06:37 :: rohitkhanna :: Replies: 3 :: Views: 271