Search Engine www.edaboard.com

Audio Sigma Delta Adc

Add Question

29 Threads found on edaboard.com: Audio Sigma Delta Adc
1. The discrete Fs numbers are industry standard audio sampling rates. The converter can work at different rates, the essential point is the master clock to fs ratio. 2. The internal fs divider is switched according to the actual BCLK rate. 3. A sigma-delta converter is continuously sampling the input signal and generating the output (...)
Hi, I'm working on a project about audio sigma . There are some spurious components in audio band(20Hz~20KHz) when the adc is stimulated with no signal or small amplitude signal such as 10mVpeak-to-peak 1kHz audio signal while no other analog or digital modules can generates that low frequency (such as (...)
Dear all, I am trying to design a single-bit first order delta-sigma adc. The architecture that I am using is the very simple single ended ΔΣ modulator. The modulator is supposed to work for audio band signals (20-20KHz). The clock signal that is used is a 2.56MHz pulse. Therefore OSR is 64. Switches that i
Some of this depends on the "ASIC" target foundry flow. A mostly-digital sigma-delta converter is popular (esp. in audio ranges and lower) because almost any cheapo digital flow can support it. Whereas others are needful of high quality matching and linearity in resistors or capacitors, which may not be available or well enough controlled (...)
Hi, Many audio codec uses sigma-delta technology. I do not understand why there are so many bits, which are far more than the SNR spec. For example, ADI has ADAU1761 which is 24-bit, 98 dB SNR. I don't think 98 dB SNR needs 24 bit. Could you tell me that? Thanks.
1 bit ( it is called sigma-delta encoding for adc) OTherwise DAC's use R/2R switches to convert D 2 A. The other method is logarithmic like A law using in American Telephony or ? Law for the ROTW but that is based on high dynamic range companding with 7 or 8 bits. Compression on short bursts works poorly since you need a library of sounds (...)
Hi, In adc selection, there are two major considerations. First is the frequency and bandwidth of you input signal and second is the output resolution in bits. For example, audio sampling requires low frequency (20Hz ~ 22KHz) and high resolution (usually 16bit or more) and then you can use a lowpass sigma-delta (...)
I design a SC sigma-delta adc for audio application as showed in the attached Figure. The adc is designed to work under supply voltage range of 1.6V to 3.3V and clock freq. of 2.56MHz. I have fabricated 2 chip for testing. - Chip01 with the VDD/GND are shared for analog and digital sub-locks. It works well (...)
Hello all, I am using wm9713 audio codec in my project. audio is transferred to Bluetooth module(BTM) using PCM link. The PCM link operates at a freq of 8KHz sampling rate. PCM data to BTM is directly transferred from a sigma delta adc. At adc sampling freq of 8KHz, I hear a noise (...)
Please help to recommend some good papers which are focused on audio sigma-delta adc. Especially the architecture is good and has been verified by you. Thanks!
Hi, all What kinds of sigma-delta adc is the best in DC-band application??(ex: incremental or conventional sigma-delta??) What is the decimation filter difference between audio-band and DC-band?? Thanks a lot!!:D
hi all, i am designing a 3rd order sigma-delta adc for audio applications. The specs would be something like 18bits, THD<0.1%, OSR = 256. What will be an estimate of the OTA gain and BW, and why? Regards.
I want to design low noise op amp for audio application. The amplified audio signal will go to an adc which is a 16 bit sigma delta. What is the noise requirement of the op amp? Can someone inform me how to design such low noise op amp? or someone direct me to the right place for info. Thx
A SD modulator with 1-bit output and n-bit input could be controlled by an additional 1bit-dither input. Because the mean value of the dither sequence is 0.5 a systematic difference exist. For audio application it is not important.
audio:High resolution low speed->delta sigma adc Video:High speed median resolution->Pipeline adc
then why many sigma-delta ad/da converter's datasheet don't give DNL/INL spec, especially in audio band.
in sigma delta adc design, simulink provide four architecture: cifb,crfb ciff,crff, how to choose one of them? do anyone have literature which have detailed analysis about the architecture?
Well, For power management systems u need a high resolution adc(16 bits). I didnt get why the resolution is so low!!!!!!. Further, in power management the frequency is low(audio frequency). I would suggest a sigma delta adc. Sumit
Hi, For a 16-bit audio performance switched-cap sigma delta adc, do I have to off-chip decuple the positive and negative voltage references? Is it ok that I just on-chip buffer these references instead to save two pins (and if no other options)? Thanx To achieve 16bit, the noise floor should be at least below -126d
Hi, guys, i am designing a sigma-delta adc for digital audio application. The signal bandwidth is 25KHz, and the design SNR is to achieve 90dB. I chose the MASH2-1 architecture, and the OSR is 128, Fs=6.4MHz, so in the theory the dynamic range will be 127dB, and after parameter scaling, the mash modualtor in the MATLAB had (...)