Search Engine

Combinational Synthesis

Add Question

51 Threads found on Combinational Synthesis
Write a behavioral description and make the synthesis tool do the work for you. The combinational shift will end up in a huge mux array anyway.
Because you have the following problem in your code: process(clk,rst) begin if(rst = '1') then -- reset code elsif(clk'event and clk='1') then -- clock code end if; -- more code that is now combinational a <= std_logic_vector(unsigned(b) + unsigned(c)); end process; fibo_series <= c;
The circuit implements a combinational latch by specification, including an unknown initial state. It's exactly corresponding to the Verilog description.
I can only answer it at a very top- (concept-) level. In order to reduce the negative slack, try to reduce the combinational logic between two the two registers (flip-flops). Or adding a pipeline can also be a solution. If your design is big, try out 'incremental compilation' to achieve timing closure for a particular partition that does not
i want a verilog code for the following logic in post synthesis simulation when e = 1, output = 1 when e = 0, output = 0 when e = x, output = 1 I have tried casex and many more things but nothing is working in post synthesis simulation.Anyone tell me a verilog code to get the following logic.If possible, try to avoid using registers.use mor
hi, I have a module which is such that module code3b (o, a, nrst, en); output o; input a, nrst, en; reg o; always @(a or nrst or en) o = latch(a, nrst, en); function latch; input a, nrst, en; if (!nrst) latch = 1'b0; else if (en) latch = a; endfunction endmodule Will this infer a latch or a combinational logic, as I
You are also mixing = (blocking) and <= (non-blocking) assignments. You should stick with only using blocking assignments in combinational always blocks (always @*) and non-blocking in sequential always blocks (always @ (posedge some_clock)). Mixing them can result in synthesis/simulation mismatches. Pretty much
Hi, do you know if DC allows you to find the RTL segments that synthesize into the critical path? I am not talking just about the start-stop registers of the path, but also the RTL that synthesizes into the combinational gates that comprise the critical path. Ideally also with the state of the RTL inputs, plus the event that trigge
well you did not find false path. your synthesis has some timing issue, so two possibilities: 1- the designer claims this path is false, so you could add this path to false in your SDC. 2- the designer claims this path is true, then you have a timing issue, to solve by pipeline or rewrite RTL to push combinational logic before or after flops.
No issue after I added a fa.vhd file to the design. You do know this is a very large combinational circuit. Using Vivado it ends up with >60 levels of logic (LUTs) from a_in to y. Of course I didn't add any constraints to try and improve the timing. e.g. 105366 Regards
Hi, is there a way to constrain DC to keep all the signal names from RTL to netlist (the ones that are not removed during synthesis) ? I am particularly interested in combinational outputs. The purpose is to facilitate gate level simulations debugging. Currently, I can only find registers output names. All the combinational outputs get
Hi guys, Ive designed 5 models of squarers and wish to compare propagation delay, area and power consumption. For delay, is putting a marker at input and then at stable output and getting the difference the correct way of doing this. Also, what is maximum combinational delay which is given in the synthesis report. Area, is number of slices and L
VHDL statements don't take "time to execute" because in the generally case each statement describes independent hardware elements, e.g. registers and combinational logic. The delay between registers or in- and outputs in a particular data path has to be considered however. VHDL synthesis tools perform timing analysis to guarantee correct operat
HI everyone , when will Pre synthesis and post synthesis come in ASIC Design flow? when will Pre validation and post validation come in ASIC Design flow? why should we need pre and post (synthesis and validation ) ? what is difference between validation and testing ? when should we neglect STA in ASIC Design flow ? (...)
Hi all, I am trying to synthesize the following verilog module using synplify_pro module poissonEncoderWithLFSR(clk, set, next, seed, dataIn, encOut); parameter NUM_BITS_IN = 12; parameter NUM_BITS_LFSR = 8; input clk,set,next; input seed; input dataIn; output reg encOut;
Hi All, I am trying Synopsys dc tool for synthesizing my design. I tried different operating frequencies and observed the design area. Normally area should increase with increasing operating frequency but in my case design area for 220 MHz is somewhat greater than the area at 240 MHz. How is it possible?? combinational area for 240 MHz is gre
I'm getting the following timing summary from the synthesis: Timing Summary: Speed Grade: -1 Minimum period: 9.982ns (Maximum Frequency: 100.180MHz) Minimum input arrival time before clock: 4.597ns Maximum output required time after clock: 4.364ns Maximum combinational path delay: 2.788ns I want to improve that, is there a way to
I have two combinational blocks, fnA.vhd and fnB.vhd. I have a higher level of hierarchy, test.vhd, which instantiates these two functions, and also infers a clocked register, each with an input mux. There it a top-level port, contrlAnotB, that drives the control inputs to all three muxes. If input port contrlAnotB = 1, then the output of fn
I am new to the system verilog. Blocking statements can be used for combinational circuits and non blocking statements can be used for sequential circuits. But i don't know the reason behind using the use blocking and non blocking. Please help me.
That is a very interesting post. Can you post your multiplier code before and after the retiming.I am wondering is it purely combinational or both combinational + sequential code? When you say compile, what tool are you using to compile the design?

Last searching phrases:

nobody | nobody | nobody | nobody | nobody | first course | cant get | and nor | and nor | and nor