Search Engine

78 Threads found on Compensation Zero
Many cheap DC current sensors on the market are not using the compensation method, either sensors without a core like Allegro AC7xx or "direct measuring" sensors like LEM HTFS. They still achieve linearity down to 0.5 percent.
250 mV with 20V input is quite near to the typical zero scale error of 3 LSB specified in the datasheet. Up to 390 mV can be expected. Your circuit must be designed in aware of this error, possibly allowing external compensation.
yes, just see the opamp circuit shown in the lt1248 datasheet.. I appreciate you use average current mode control, because with current mode control , ccm pfc circuit would need very large amount of slope compensation for when voltage is near zero average current mode control is c
Dear all, This a question regarding a regulation of DC/DC converter, I am trying to use PI controller to help tracking the output error to zero. By comparing the open loop and the closed loop diagram, it does not seem like their will be any oscillation at any point, so I am not sure where to place the pole or the zero of the PI (or should I
Attached is a folded cascode amplifier with a cascode compensation capacitors Cc. How does this circuit prevent the formation of the undesired zero (in the right half of the s-plane ) ? Please let me know a logical explanation .
Do you agree with the following ?rules? (A to D) on the checking of type 2 compensator pole and zero positions? This is with regard to a CCM, Current mode flyback with a type 2 feedback compensation network..That is, making sure it is not going to be unstable.. ?The Type 2 compensator zero MUST BE at (or very near) the same freq
Hello, On pages 212 to 217 of ?Power supply cookbook? by Brown, it goes through a type 2 error amplifier feedback compensation scheme for a CCM flyback in current mode. It discusses the placement of the error amplifier's poles and zero, but does not do this with respect to the power stage RHPZ. Why is no mention made of the RHPZ? Surely an error
Yeah your feedback compensation needs some tuning. You have a lot of ringing, but the low frequency gain is also too low. Try increasing your zero frequencies while decreasing your pole frequencies (basically reduce your k factor ).
There are some papers on No-Capacitor Feed-Forward (NCFF) compensation scheme which uses a high-frequency pole-zero doublet to obtain
Intersection point at fp3 (fp3 is actually a zero of feedback factor respectively loop gain) results in +45 degree phase margin. None of the compensation variants is exactly unstable, but phase margin with fp1 is uncomfortably low.
Hello. I designed a half bridge converter by using tl494 chip. and so it's 2pole - 2zero compensation network. but this configuration is suitable for inverting error amp configuration not non inverting like tl494. Now I confused how to solve this problem for make circuit to be stable! Actually using a RC feedback in non inverting configuration s
If I have a switching quadrature demodulator with a differential input and I purposely set the H input at a slightly higher DC offset and the L input at a slightly lower DC offset then anytime my L.O.'s I and Q switching inputs are not each exactly 50% duty cycle it will cause my I and Q zero IF outputs to have a DC offset. If I integrate those off
Hi I wanna design an opamp (2 stage folded cascode) where can I find analysis of this opamp? I need to know poles,zeros,unity gain,... for designing? plz help me I wasnt able to find any book or paper.:cry::cry: tnx
I have some doubts if the Falstad simulator represents the OP behaviour accurately in this situation, the PSpice models usually do. The basic problem is simple, zero respectively negative phase margin in the loop gain characteristic. If the OP compensation isn't accessible for modifications, you have basically two option: - an output series
I guess it is the closed loop gain., if it is, then it is quite normal to see peaking near UGB, but it is quite over pronounced in your case. Some frequency compensation would do good
I read that when you try to compensate using pole-zero compensation, in case the pole and the zero are not cancelled exactly then we have pole-zero doublet and I read that it creates a problem. Could you please tell me what that problem is? Also tell me why does that happen when we have a pole zero doublet? (...)
hi,everyone! I recently learnt root locus method, but there was a problem when I applied this method to analysis the basic two stage miller compensation amplifier without zero nulling. I used two port method neglecting the compensation capacitor feedforward signal to calculate the loop gain transfer function 2. There were two LHP poles (...)
They will cancel, but this is not reason for impossibility. Imagine a system consisting in two cascaded, not coupled parts. The first one can have a pole at some location, and the other one can have a zero at the same location. This type of cancellation is usual in compensation for control systems. Regards Z
The following picture has two circuits that contain the different way of compensation for polos & zeros. As I know that the 1-st(left)one has a zero on the LHP that approximate equals gm/Cc, the 2-nd(right)one has a zero on the RHP that approximate equals gm*rds*gm/Cc. I may ask that which compensition is better? thands~ (...)
You're using an Ahuja type of compensation. It's purpose is to eliminate the RHP zero. Interesting why you see RHP zero that's lower than the dominant pole? Putting a capacitor around M3 may help by reducing the loop gain at higher frequencies but it is not addressing the main problem. To a first order the pmos current sources should not (...)