Search Engine **www.edaboard.com**

## Dft Calculator |

Are you looking for?:

dft cadence calculator , via calculator , help and calculator , calculator value

dft cadence calculator , via calculator , help and calculator , calculator value

23 Threads found on edaboard.com: **Dft Calculator**

Hi guys,
I am not familiar with **dft** of **calculator** in cadence spectre.
The problem is in frequency domain i observe very low resolution and steps are 200Mhz !
how can i increase resolution ???
132731
I have a 2.5 Ghz signal and i cannot observe it ! and neither other tones !!!

RF, Microwave, Antennas and Optics :: 10-07-2016 12:13 :: Ata_sa16 :: Replies: **1** :: Views: **2290**

Ok so I get the transient response of the output of my circuit and i want the Power spectrum. I ve been using **dft** from the **calculator** but shows the voltages of various frequencies (devided by 2 as i figured out) and not the power. Is there such an option so that i can see the power of each frequency in dB and dBm?
this is what i get using the ca

RF, Microwave, Antennas and Optics :: 04-16-2014 19:21 :: Grecs :: Replies: **0** :: Views: **514**

Hi,
I am trying to take FFT of a time domain signal, at differential LNA output, from 100nsec to 200nsec using spectre ADE **calculator**. However, when i try to evaluate the fft, following error appears. Can anybody suggest what can be the reason for it.
Warning -
<**calculator**>
Evaluation error(ERROR : ("putprop" 1 t nil ("*Error* putprop: fi

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 03-19-2014 11:31 :: viperpaki007 :: Replies: **3** :: Views: **1398**

As you might know already, in Cadence Spectre,
we can plot the spectrum of a signal (say, output of an amplifier) using "**dft**" function of the **calculator**.Don't mix up Simulation with Post Processing. They are completely different phase.
It is an issue of Cadence Post Processing Environmen

RF, Microwave, Antennas and Optics :: 03-06-2012 11:41 :: pancho_hideboo :: Replies: **5** :: Views: **4084**

Dear all,
I am designing a low-to-medium S/H circuit for an ADC. The sampling switch is a bootstrapped switch to linearize the on-resistance.
I first designed a bootstrapped switch, and I simulated the waveforms and obtained **dft** and THD in cadence with the **calculator**.
After that, I also designed a dummy switch to cancel the charge-injectio

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 08-29-2011 14:44 :: wandola :: Replies: **3** :: Views: **2904**

What device are you talking about? Amplifier, ADC, DAC... in general, you just divide the output by the full-scale (normalize to the full-scale) before taking the **dft** so that it corresponds to

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 02-10-2011 22:06 :: JoannesPaulus :: Replies: **7** :: Views: **2605**

Hi!
using the **calculator** tool, you can calculate the **dft** of the signal but take the freq range 1kHz say on both sides of the harmonic you are going to calculated. Then you can use the peak function to get the harmonic. You can do this for calculating all the required harmonics by adding the output variables for each. Then by doing t

Mathematics and Physics :: 07-02-2010 08:06 :: singhharsh21 :: Replies: **3** :: Views: **2311**

Hi there,
I am trying to measure my 10 bits ADC ENOB.
My input signal is 7.5KHz sine wave, sampling frequency is around 552KHz (required by application). And output is the sampled data through dac (written in veriloga, no filter).
First, I selected my input signal and do the **dft** as,
From 30u to 1m (did transient simulation from 0 to 1ms

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 08-09-2009 05:19 :: coffeelox :: Replies: **9** :: Views: **7855**

Hi all,
is there anybody who can provide some tutorial for **dft** flow, because I see different results with different **dft** setting, so I need a detailed **dft** flow literature, better from how to set up the transient analysis, to how to get a correct frequency response with **dft** function.
Thanks in advance,
best regards

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 07-13-2009 16:29 :: abcyin :: Replies: **3** :: Views: **2872**

I am doing the **dft** analysis to an ideal sinwave using the **calculator**, I use the conservative to run the tran analysis,but I get a result of only 55db for an ideal sinwave.
So can anyone tell me what's wrong with my simulation, what is needed to be set in the spectre ? Thank you very much.
the sampling frequency i used was 200M, and the freque

Analog Circuit Design :: 03-26-2009 05:52 :: didibabawu :: Replies: **4** :: Views: **1820**

Doesnt the freq command in the **calculator** do the job for you? It plots the running frequency.
Or else if you want to take the fft, use the **dft** function (fft is just an algorithm to do **dft**) and indicate the window over which you need the **dft** to be done.
Or run a pss sim to get a very accurate spectrum.

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 03-05-2009 15:30 :: saro_k_82 :: Replies: **5** :: Views: **1278**

In amplifiers, if the input signal frequency is low enough, I would suggest avoid transient sim (+**dft**) or flex-balance (just like HB) in Spectre(RF).
The easiest way is to use DC simulation, and through VerilogA function and **calculator** to find the Fourier series coefficients. You can obtain much more insight in DC sim and avoid possible settling

Analog Circuit Design :: 10-17-2008 02:40 :: xshou :: Replies: **17** :: Views: **11865**

THD is the value harmonic energy versus the basic frequency energy.
To test the THD,you could use the tool box THD of **calculator**.
Moreover,you could run **dft** of the test signal.Then read the mainly harmonic dB energy minus the basic frequency dB energy.

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 08-27-2008 08:06 :: mengcy :: Replies: **3** :: Views: **1345**

you can use **calculator**'s **dft** in cadence, or use SpiceExplorer, the inner function of FFT is very convient.

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 05-07-2008 10:25 :: caosl :: Replies: **5** :: Views: **2578**

Yes, indeed the zero crossing is missing some accuracy. I think spectre could be forced to set a time step exact at the zero crossing of I and Q signal. But there is another method.
Take the FFT or in the case of cadence **calculator** **dft** of the I and the Q signal. The calculate the difference of the argument of the complex number result of the fun

Analog Circuit Design :: 11-27-2007 15:33 :: rfsystem :: Replies: **3** :: Views: **2500**

Before doing the **dft**, we shall do the sampling first. Because the time steps in Spectre is not equal, we have to resample the resulted waveforms and make the time step equal.
I remember in doing the **dft**, we shall specify the sample number in every **dft** operation. The whole **dft** operation is divided by several small (...)

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 10-14-2007 17:33 :: beabroad :: Replies: **9** :: Views: **10739**

How simulation SFDR?please tell me
Use the **dft**, you can find it in **calculator** toolbox.
setup the start, stop time, internal, window, etc.
you can measure SFDR by max harmonic

Analog Circuit Design :: 10-25-2006 06:42 :: wdd :: Replies: **4** :: Views: **6352**

Using **dft** of **calculator** function,and you can get HD3 and SNDR.

Analog Circuit Design :: 06-06-2006 14:26 :: paladinzlp :: Replies: **6** :: Views: **4464**

hello,
i was doing some simulation in cadance tools , and i needed to view the spectrum of certain node ,so i did **dft** from the **calculator** but the program needs some data
>>to,from and samples
i was wondering how can i choose the values for these parameters correctly .
and also what is the diffrence between **dft** and (...)

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 03-16-2006 17:07 :: safwatonline :: Replies: **1** :: Views: **1394**

Not sure if there is a solution, or this is routinely done, but ripple gives rise to spurs and phase noise is not directly affected by it unless ..... read on
run a **dft** using **calculator** on the vco output while the PLL is locked. This means clipping the waveform when it is locking. You can see where the spurs are and their level in dBc.
If the

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 07-24-2005 22:43 :: uncle_urfi :: Replies: **1** :: Views: **1816**

Last searching phrases:

psrr psr | transistor drive motor | uc3842 | matlab buck converter | simulink sigma delta | isolated plane | well contact | clock input diff | understanding delta | different opamp

psrr psr | transistor drive motor | uc3842 | matlab buck converter | simulink sigma delta | isolated plane | well contact | clock input diff | understanding delta | different opamp