Search Engine www.edaboard.com

1000 Threads found on edaboard.com: Dynamic Loop
I want to put a delay in my code to wait for a random number of seconds before going forward. I'm new to C and coding in general so I tried to patch together two example functions I found (random and delay), but so far it's not working. This is what I have so far: // generate a random number between 1 and 5 int random() { int
To simulate dynamic mismatch and its possible compensation, you need 1. a mismatch model, e.g. specified as acquisition bandwidth and sampling time skew 2. a hypothetic input signal applied to the ADC pair 3. a compensation filter prototype, e.g. RC or LC low pass
I have set Rds on of LDO using model card 159521 I have obtained 178mOhm Now i have to use in LDO as pass transistor can i directly use this so that Ron will be the same for dropout test case? How should I move forward in developing LDO simple control loop (Pass element, EA , Feedback divider)? Share some of the ex
Hello If I am using the instrumentation or operational amplifier to read sinusoidal input sensor signal, why do I need a good phase margin, in my opionion, low phase margin below 45 make ring oscillation when we apply pulse signal, but if the input is sin we dont have ringing problem, os even 45 degree should be enough Thank you
Hey, I have a DAQ board with several analog inputs. The inputs are differential and are connected to the DAQ board by coaxial connectors (in+ shielded with GND and in- shielded with GND). I have several input amplifier/detector/whatever modules which feed those DAQ inputs, all of them in separate metal cases but put together into a rack. The
Hi, The ACS772 hall effect current monitor family can measure up to DC 400A, but its abs max current is DC 250A?As such, we are looking at the LEM LF 505-S Hall sensor? LEM LF 505-S Hall sensor? How come the LEM is for says it has a secondary winding
Hi all, I just encounter a simple problem during my RF simulation. Simulation antenna => A simple loop antenna with a internal transponder IC input (assume a NXP UCODE seriese) And I am no sure how to setup the lumped port correctly, so I study from internet and come up with two possible answer. Please help to give a hint which one is correct,
Hi all, I just have simple question, which could not find the specific answer from the internet. I just want to simulate a simple loop tag with one internal input (UHF transponder IC). But I am not sure the correct port setup for simulation. Therefore, I study from the internet and come up with two possible answer, please help to give me a hin
You cannot operate at Iout(max) and have good dynamics, if Iout(max) is what you can get with the gate cranked fully "on". This would then require the control loop to be fully wound up, adding phase lag and instability. You need to design the pass FET, its gate drive and the error amp so that at -rated- Iout(max), worst case processing, worst
I am asking regarding the voltage drop in DC of the top load transistors. Why in DC we have lower ressistance then ac? Thanks. The dynamic (differential) output resistance ro of a transistor is the inverse slope of the (relatively flat) output curves ID=f(VDS). Hence, this value is relatively large. In contrast, the DC
Hello, 159359 I have run into an odd problem and I don't know exactly why it's happening. I am using an Arduino UNO to program a ADF4153A which in turn is controlling a VCO HMC739. All are powered by the same bench top power supply. The ADF4153A has its own 3.3V voltage regulator. Above is a diagram of the PLL, the loop
I need a help with filter realization. I dont understand how this works. This is a multiply and accumulate filter, I dont understand why cof constant is multiplied, here is the code cof is the filter coefficients and sample is the samples. Any help with this very appreciated. Thank you long long mac(int len, int *sample, int *cof, int
Hi everyone, I am planning to design a not complicated PFC circuit and started from understanding of UC3854 inside block diyagram, working princible. But I can not figure how to some structure. As you can see in the below, pin8 connect to AC line and detect input signal after that it square the signal and connect multipler. Also, multiplier has
Good Day. i'm designing a machine that runs Air Pump , Solenoid ,and some relays .this machine must work continuously without any shutdown for at least 10 complete days. what key points should i consider during design and fabricating and of course the code . 2- I've tested the machine for about 20 hours. it works fine .but after that .the mic
(1) Noise floor level of your Spectrum Analyzer (2) Improper termination for stop band I think (1) is dominant. Show me input signal level of Signal Generator. Show me noise floor level of your Spectrum Analyzer. It depends on RBW, Sweep Time, Pre Amplifier, etc. However dynamic range of it is 90~100dB at most.
The class begins with a presentation of the main concepts and principles of embedded systems software further going ahead with different technologies and covers aspects like test-driven development, code metrics, designing test cases, requirement engineering fundamentals and terms, requirements validation and management, static tests and dynamic te
I am making my first ever real PCB for my second AC motor driver and and i would like some input on the design. I relied on microchip AN1660 as guide.
Hi all, I would like to know if there are monolithic switcher ICs for flyback topology to achieve +5kV DC (5 Watts) from standard single phase AC 230V rms. Most of the sites i checked, give upto 1000 V design (LT 8304) . Thanks .
There are two components to the settling accuracy of the amplifier. Once you use the word "settling", it already suggests that you also look at things dynamically. So, first you have the DC settling - that is where the amplifier output ends at when you wait infinitely long time. This is defined by you loop gain T and that static error is about equa
Hello, Why when we simulate the settling time of the operational amplifier we usually do it at unity gain connection ? while theoretical analyses shows that settling time increases when the closed loop gain increases as shown below tau = A(closed loop)/GBW* where is the feedback factor