Search Engine www.edaboard.com

Feedback Compensation

Add Question

149 Threads found on edaboard.com: Feedback Compensation
When You designing two stage ota, the first of all You need to add a compensation network (e.g. Miller cap with nulling resistor or used a cascode compensation). Your amplifier is unbalanced - output transistor should be matched with first stage current mirror load. In addition the phase margin and GBW depends to feedback type, reference (...)
Hi everyone, i got a bode plot of a buck converter. Actually, my own circuit is full bridge but its written in textbooks that full bridge is buck derived converter. So i thought i can use the buck circuit below i have taken from basso's textbook. I only changed frequency because in buck converter, switching frequency equals to output ripple frequ
I've simulated my full bridge circuit via Psim but i cannot get a stable 370VDC at output. I calculated my feedback network according to Switching power supply design and Power supply cookbook. I've also used Basso's book. When i set the input voltage to lower value, output also goes down, and if i set the input to higher value, output also goes up
Although the feedback compensation can be optimized, you'll should be aware of a transient output response when switching the load. My main concern would be that voltage control of multiple LEDs is far from optimal control. I would go for individual current amplifiers and all signal switching on the amplifier input side.
Because above that most opamps start to fall away in gain I thought? I mean, I just wonder if all these feedback transfer functions that one sees in books, are they realistic?, would the actual opamp used in the error amplifier be high-performance enough to support the kind of gains needed? I mean, I am thinking all this calculation is floundered..
Dr Ridley, in his book, "power supply design", volume 1 , control, states on page 73 that regarding using a type 2 compensator for a buckboost, "the first pole of the compensator is placed at the origin to form an integrator" However, in the attached type 2 compensator, the first pole is f = 1......and this cannot be placed a
the above , why can I not place a resistor in series with C1 on the schematic on page 31? ((On page 36, they have placed a resistor (R2) in series with the C1 there, so why can't it be done with the circuit on page 31?)
Hi, i would like to ask about feedback compensation. How do u get the bode plot that is needed for feedback compensation ? We have two choices as i know, one of them is to use network analyser and second one is simulations. I am using Orcad and PSIM for SMPS but it is almost impossible to get bode plot. Is there any easier (...)
(1) the high impedance node ("this" means the latter one). Voltage feedback should always occur from a low impedance to a high impedance node. (2) The compensation capacitor has no effect on AC swing. It serves as Miller compensation cap to separate the poles of the previous and the following stage in order to achieve one domi
See a left block diagram in attached first figure. This is a simple 2nd-order continuous time delta-sigma ADC of feedback structure with a feedback path for excessive loop delay compensation. This compensation path is implemented by DAC3. In this block diagram, I assume passive summation before quantizer. So gain K is (...)
Hello sir what are roles played by bootstrap compensation ripple rejection & feedback pin in a TBA810 audio i.c. ? Is it compulsary to connect feedback pin as per connections or it can be leaved ? 89596
Invalid Attachment specified. but this works - - - Updated - - - Load regulation is dependant on Impedance ratio of Source/Load.. When operating in DCM mode, source impedance gets high, so feedback compensation must change. It is common for SMPS to require 10
I would like in switching power supplies controlled TopSwitchJX (flyback) replaced the error amplifier with an external reference.Suggest you consult as compensation network, gain, etc.? Basically my point of replacement TL431, operational amplifier and a fixed reference point I used the DAC to control the output voltage of the source.
it depends on the load type, but usually some type of isolation is necessary to prevent electrical shocks. the simplest yet high performance feedback isolation is opto-coupler which consists of a voltage reference (e.g. TL431) and an error amplifier (opamp or TL431 itself). also compensation could be done in the secondary side. BEST
Most voltage mode controllers allow to set a fixed duty cycle by holding the compensation pin at a fixed voltage, either by a DC feedback network or a voltage source (in case of OTA type error amplifier).
Have you already optimized the PLL feedback transfer function? Adding a little lead compensation (high-pass filtering) often helps tremendously. Google "PID loops". You might need more "D" in your PID.
The high bandwidth of OP27 is likely to cause instability with a slow output stage in the feedback loop. You can try to add a compensation capacitor from OP output to invertig input (nF Range). A better adjustment of the compensation can be achieved with a RC series circuit instead of a capacitor.
You forgot to mention the context of your question, I guess it's compensation of multistage feedback amplifiers. To decide about compensation for a particular amplifier structure, you'll want to analyze the uncompensated frequency response and determine feedback stability.
The application diagram in figure 32 are using output electrolytic capacitors. The application diagram in figure 31 are using ceramic bulk capacitors. Read the compensation network paragraph in the datasheet again. (page 14) The ESL and the ESR of the output capacitor/s impact the system response, therefore the values for the feedback network
Hello, In a boost converter power stage, the dominant pole is 1/(pi.R.C) Where pi = 3.14159 R = load C = output capacitor. Why is it not 1/(2.pi.RC) ? ...."1/(2.pi.R.C)" is the more " usual" expression, is it not? Let me elaborate the problem here... Hello, How are we to do feedback loop compensation of an SMPS if we c