Search Engine

Last Three

Add Question

59 Threads found on Last Three
Most of the integrated RF Power Amplifiers used in mobile phones are two or three stage PAs, using a single transistor in the last stage (with some exceptions in CMOS PAs). This last stage transistor always operate (more or less) in Class-AB, due to a compromise that is needed between linearity, efficiency, out-of-band noise power, etc. (...)
As said in previous posts: The first two photos correspond to a tuneable IF transformer (455 or 465 kHz) normally used in broadcasting radios. The complete set for AM radios (like Spica) had 4 pieces: oscillator coil (red core) and three IF transformers (yellow, white, and black or grey cores respectively). The last photo shows trimmer capac
The above quantities are defined for each phase individually and we can use single phase ICs for each of the three phases- apart for the last quantity- real power (KW?) and active power (KVA?)
This is bad code. What if all three of your if conditions are true? What will the value of tempo be? It will get four different values before the process ends. It's not clear what you want, but I think what you should use is an if-then-else NOT a bunch of independent ifs. In fact, your first and last if statements kind of collide with each oth
You seem to be missing many of the definitions that are normally held in header (.h) files. Which PIC24 are you using? You probably want to explicitly name it instead of "p24fxxxx.h" which sounds very generic. The last three lines of the errors are telling you there is no such functon in the program so you are probably missing a library file as we
Designed one layout of CMOS Inverter in L'edit software. Its extract file showed three Parasitic Capacitors and the last capacitor was between the VSS and 0 (VSS = Drain of NMOS). Wanted to know how to use this capacitor which is between VSS and GND??
one LED is driven by the PWM output from the pic through a current limit resistor . The duty cycle of the output PWM signal is increased or decreased with the two tact switch inputs. And there is another 4 outputs controlled by individual switches for on & off the 4 out puts are working fine with this code sbit LED3 at
you might want to look into STATE functions. Use global variables to hold the states. You need two functions related to it. One to find the state, and another to set the state. The state function(s) for the elevator might set/find: door open/closed, elevator moving up/down/stationary, and which floor it is or last at. Another different state f
Hello, Yes working with stm32f103 and IAR embedded workbench from last three months. What do you want to ask?
Dear Members , I have designed pure sine wave inverter using SG3525 and IR2101 . Now at last stage i just want to design LC filter . I have used switching freq 16khz of mosfets . Now i have designed LC filter of this value by using formula , F = 1/(2*PI*SQRT(L*C)), I have used F=50 hz , C=330uF and L = 30.703mH , when i used this filter at outside
I don't think there are PICS with more than one INT pin. Still most of them have Interrpt on change for PORTB pins. You can also use CCP modules in the PIC to capture events. As a last resort you can use a 3 input AND gate to tie the three interrupts to the one INT pin of the PIC. Hope this helps :) PS : 16F877A is a midrange PIC with lots of per
I had never heard of a "hickup current limiter" until recently in my last 40 yrs of Electronics. SO I decided to learn. The three major types of current-limit-protection mechanisms are constant, foldback, and hiccup. Hiccup current limit performs the best of the three types; however, the implementation is rather complex. In this scheme,
I hope you still need an answer The phase needs mapping. I suggest that you look at equation 7, which explains the mapping to run you matlab code, replace your last line with these three phi1p=acos((0:Npoints/2-1)/d/Npoints); phi1=; plot(phi1,20*log10(abs(AF_FFT))
Dear forum members, I am new to the forum and what is worse, the last time I saw physics was at the 8th grade.. I work for a research agency and we would like to measure a distance (ranging from 2-300 meters) of a reciever from three distinct points (at best several recievers and 3 stable beacons simultaneously) and collect the data to a comp
Basically there are three possibilities : 1) Mostly we try to make every scan chain working on the same clock edges... 2) if contain mixed clock edges thn we first put the all the neg edge scan cells thn all pos edge scan cells. 3) if scan chain in not possible to put all neg edge first and thn pos edge last --> we can use lock up latch for diffe
That's pretty funny. To me at least. Because the last DC-DC I designed took us 3 years and half a dozen spins to get all wrung out, and I was only responsible for some pieces of it - team of three, all very experienced. So it ought to fit nicely within your semeter of time and your available level of effort. Your technology will be driven primari
Hi all, In my design there are three clocks, Two the clocks in the design are defined at the ports(create_clock get_ports) but the last one clock is defined at the pin(create_clock get_pins). How can i define this clock as Scanclock for the dft signal declaration(set_dft_signal -type scan enable). Please help me Thanks In Advance Rakesh
I have Simulated 16x2 on proteus perfectly. If you connect 16x4 LCD in proteus and want to use only first three row then It can be done. When the cursor reaches last character of third row, it should jump to home screen again. That's how you can program and it will work fine. BEST OF LUCK Umair
Hi everyone, now i am designing a op for the bandgap, the common mode output voltage is 1.5v. i use three stage to get the gain demand, the last stage is common source(PMOS) with current load(80ua). my question is how to determine the common mode output voltage, how to determine the Vds of a MOSFET? i find the operation parameter ron in spectre, i
hello I have successfully build this circuit Economical Transistor Radio Circuit Diagram The last three transistors are AF amplifiers but I am not confident of how the first stage works. When I remove the tuned circuit and feed an audio signal on c2 the audio is ampli