Search Engine www.edaboard.com

Level And Shift

Add Question

114 Threads found on edaboard.com: Level And Shift
I am not checking your code! I want to give the input in code itself.I don't want to use testbench to give different serial inputs. A test-bench is highly recommended. Your design/logic needs to interact with the outside world. The top-level ports are the path-ways for your design/logic to receive and output data. How do you feed-i
No. Don't do it. First perform a level-shift and then divide the input voltage. This can be done by applying superposition techniques.
Why don't you understand that a gain (an increase) of -1.5 is not attenuation, it is a gain (an increase) of 1.5 times but the output is inverted (180 degrees phase shift from the input phase)? A gain of -10 is a gain (an increase) of 10 times and again the output is inverted. A gain of +0.1 is attenuation where the output (...)
128912 1)first stage of 2 series diff amp. It says its level shifting. What level does shift from and to? 2)at the output stage, two inverter with their output tied together. What's purpose of that?
Hi, I want to measure current of 0-50A. For that, in my application I am using HE100T01 hall effect sensor which can measure current from -100A to +100A(depending on the direction of flow it gives -ve and +ve values). The Hall effect sensor gives a current output of -50mA to +50mA. Since my micro controller ADC can't measure negative voltage,
Hello The input of my circuit is between -1 to +1. I need to shift the voltage level to 0-2 to measure the signal with an ADC. My whole circuit is single supply and works with +5. My signal is DC-coupled. Anybody can help me design a voltage shifter for this board? I think you mean your CIRCUIT OUTPUT of +/-1
An interface circuit serves two purposes. #1. It can shift the level and range to take full advantage of the ADC range. #2. It can provide a low-impedance drive to the ADC. As for #1, the range of 0.26 to 1.1 takes about 1/3 the range of your ADC input range. This means you will lose between 1 and 2 bits of resolution. (...)
Would you mind to draw a transistor level circuit and explain where you see two signal inversions respectively 360 phase shift? Obviously there's only one signal inversion, switching the loop phase by 180 degree. The oscillation condition could be fullfilled if the loop gain has three poles providing additional 180 degree phase (...)
I reminded myself today that the 74HC series can act as good level shift down to Vcc of 2 to 6V. They were designed for CDxxx series with an input threshold of Vcc/2 but have a polysilicon input R and clamp diode to Vcc so it can handle any input up to 16V. Since CMOS has a near zero static bias current, the typical (...)
The motivation for using a "clamper" hasn't been well explained. I think the design should start with a specification of the intended measurement function. E.g. you want to watch AC voltage Vpp, averaged rectified value, RMS voltage, whatsoever. There's an optimal circuit for each purpose. Or sample the instantaneous voltage by DSP and need a l
Hello, Here are simulations ( in the free LTspice) of a Full Bridge SMPS, and a Phase shift Full Bridge SMPS. Why is it that the phase shift full bridge smps has a dc bias level in its magnetising current? (you can see the magnetising current by pasting the supplied expression in the simulation schematic into the (...)
I would have a level shifter then a non inverting gain of about 3.3
If you are looking only to shift the frequency, any RF mixer would follow at its IF output the RF input level, if the mixer is not in compression (RF input level is below P1dB of the mixer). So, you can use any standard DBM (double-balanced mixer) which will preserve your modulation and levels.
Below is difference between all 3 constraitns : ATPG constraints : applied for shift and capture both Cell constraints : applied to scan cell only. PI constraints : apply to Top level Input only and effect during capture only. Hope you understand. Regards, Maulin Sheth
Are you considering the fact that resistor terminal voltage must be inside the Vss to Vdd range? Means a 0..-5 negative regulator needs Vss =-5, Vdd = 0V and level shift for the control inputs.
Dc soil sensors are much LESS accuracte than ac and also suffer from galvanic voltage errors and possible corrosion. This would be measure the capacitance of soil with water, which has a diectric constant of 60, whereas resistance varies an order of magnitude dpending on fertilized content. So you may find the apparent level (...)
Unless I'm missing something - and assuming unipolar logic levels - a simple voltage divider is all you need..? Two equal value resistors (assuming input leakage currents are negligible) in series - tie one end to ground, apply 0-1.8V logic to the other end and voila! 0 - 0.9V in the middle!
Hi, in my project i have two sin waves (few Hz to about 2kHz) that are 90 deg out of phase (TLL levels). What I need to do is determine if wave A is currently leading or trailing wave B so naturally after using LM393 I wanted to use 4046B and its Phase Comparator II output. Wave A goes to pin 14, and B to pin 3 of 4046. At pin 13 i put (...)
This looks like a level shift problem with attenuation that requires R ratios and a reference voltage. Gain 5/8 Offset -50mV
74HCT logic is well suited for 3.3V to 5V level conversion.