Search Engine


Add Question

Are you looking for?:
dds lookup , lookup fpga , lookup tables , lookup table
252 Threads found on Lookup
You can have look at the basic working theory @ Its implemented for LPC2148 but the underlying working is the same. You need to generate or use a hardcoded sine lookup table which feeds values to your PWM block and at the PWM output use a filter which acts a D
you need to find an op amp that can run off of at least +/- 30 volt supply rails, and that has a gain of at least 10 at 25 MHz. Digikey will have a lookup search function to find such a thing.
Both the BTFSC and BTFSS instructions are supposed from the midrange Microchip's PIC familly. Anyway, when it is said "many lines of code" don't necessarily means as being not a fast implementation. You could think about put all the 4 possible results in a lookup table by using the RETLW instruction.
Thanks for the suggestions! susan: Sorry, I forgot to mention that. Obviously the smaller step size the better, but I wouldn't exaggerate here. Let's say a 12-bit would do just fine. For accuracy I'd go for mid-range class since I won't be using this in any audio application or other sensitive devices. You said you'd go for a DAC, can you
hi all, i work in assembly language with pic16f887 i want to use ROM as readable memory. like i have used with DPTR in 8051. what are DB and DT in PIC16? how can i use ROM with DB or DT direactive for making long lookup table?
Hello, In the past, I've implemented a 8b/10b encoder based on a ROM lookup table and it works fine. But what is the mathematical function behind it? I.E 8b/10b is based on 5b/6b + 3b/4b. What is the mathematical function that encodes 5b to 6b ? What is the mathematical function that encodes 3b to 4b ?
Hello,there could anyone help me to create a PWM signal with variable duty cycle using potentiometer and using a lookup table from internal EEPROM? I am able to adjust the duty cyle using a potentiometer on RA0 but still have a problem on reading from EEPROM and pass those values to the PWM module,please help.!! I am using ASM for better prec
Normally it would be a VCO offset by the fmax performed by a voltage controlled cavity resonator using lookup table corrected values for linearity. 1) A large number of smart calibrated digital / voltage controlled filters are required. (DVCF) as follows; a) intermodulation tracking notch filter b) tracking bandpass filter c) all-pa
hai, I'm trying to do Sdevice simulation of InAs Tunnel FET given by Penn State Univesity. im getting Id value in microamperes. Have anyone tried with InAs TFET simulation? If you are getting same result as they gave in lookup table, pls help me also.
Ask supplier for s- parameters then add same for traces. Use lumped circuit analysis Choose values for trace Ls, Cp to each end point then lookup parameters for vendor model and size for L,C,R. It will be pretty bad at 12GHz for 805 and many 603, unless specifically designed for RF. (flip chip or wraparound.) Orientation also affect
hi every one i have a simple design named "hardenSBox" comprised of two parts 1)sequential part, so-called "regOut" which has 8 DFF 2)combinational part so-called "lookup". i haved showed in following section, verilog code related to each part: module hardenSbox(indexX,indexY,sel,clk,reset,out_port); input indexX; i
FPGA designs are based on lookup tables (and a few other basic elements). The lookup tables are small RAMs, and can be configured to perform a specific logic function after the device has powered up. Connections to these LUTs connects to various muxing logic, which can also be configured after the device has powered up.
Instead of generating different lookup tables during execution - what would make an expressive overhead on core processing - you could consider to simply change the sample frequency for the PWM, but using a single table.
For such short pulses I'd recommend trying something with tapped logic delay lines. One on the receiving end which measures how many gate delays the input pulse lasts, then uses a combinational logic lookup table to select the right number of gates to use on the output delay line to produce the output pulse.
hi frnds i wan to make v/f control of 3phase acim successfuly i generate 3 phase sine wave, which frequency can vary frm 1hz to 1023hz using 3 phase DDS by sine lookup table, timer,interrupt. now i wana to implement V/F i attached my program /****************************************************************** * DDS-sin
First you have to convert the scan codes into the binary equivalent of the decimal number using a lookup table. That gets added to an accumulator. You'll need some method to clear the accumulator at the start of a new number. Each time you enter a new digit you will multiply the accumulator by 10 (too bad the number isn't hex) and add in the new nu
I need to know how to send saved data in lookup table to audio codec of de2-70 altera kit line out in VHDL.
It may use lookup tables which have the sine/cosine value in a ROM
You seem to have struggled to explain it to us - so helping is rather hard. I assume with the 4 bit address lookup you've lost some resolution in the lookup values?
The DDS is pretty simple. If you want simpler, just use a lookup table.