Search Engine www.edaboard.com

Loop Powered

Add Question

1000 Threads found on edaboard.com: Loop Powered
yes , i have modeled it as current source but how to handle miller capacitor in this system? Thanks. Why don't you just use return ratio for the loop? Then you don't have to bother with the miller cap as it effect will be included in the ac gain of the OTA.
Hi, Regarding tethered drones such as the LIGH-T 4, which is rated at 1.2kW?. Do you know what voltage the BLDC motor inverters are likely to take?...presumably a lot more than a battery powered drone? Also, do you know what is the kind of power ranges that these tethered drones te
How do I derive the combined transfer function for multiple loop such as this? You have to calculate the closed loop transfer function by superimposing all branches. You can't predict its poles and zeros by looking at individual loop transfer functions. For complete stability assessment, the loop gain of each (...)
Hi guys, I'm trying to design a transimpedance amplifier for optical receiver, based on this acrticle: the requirements: -VDDA=1.8V -Cload = 200fF (the output of the amp loaded by 200fF) -the total gain At=Vout/Ipd = 3000, (Ipd is the current source on the left on the schematic) -BW>2
Simple diode-resistor-capacitor networks create a gradual ramp-wave when you input a sudden transition. The principle behind the downward ramp (lefthand) is obvious. It's not as obvious how to create the upward-going ramp. It's possible by connecting to positive supply rail. 157338 Timeframe is 19 seconds. The potentiome
I have a open loop TF given by 2s+100/s^2. As stated in theory, type 2 system should provide zero steady state error for velocity inputs. Could any body explain the limiting factor of this velocity. I mean, what is the maximum velocity input that this system can track?
Hi I want to combine 8 loop antennas into one structure, each of them at a different angle to the others. By using 8 relays, I want to select each of these 8 loops so that I can null a signal at a wanted direction. So instead of using a single loop and a rotor, to use multiple loops and select each of them. Now the problem (...)
TPS54528 has no feature to reduce the switching frequency, in so far it's some kind of irregular operation. The SW waveform suggest insufficient or too distant bypass capacitors at the VIN pin, did you follow the layout suggestions? By nature of the buck converter, the output current is commutated between VIN and GND, you need sufficient bypassi
R5 and R20 seemed OK (values: 89k and 10k, I checked them with desoldering them) All the electrolytic cap has been replaced with brand new ones. I ordered some new TOP254 ICs the will arrive next week. The only blurry part for me is the feedback section based on the opto. What colud be here the ciritcal parameter? For example what kind of CTR shou
I guess some more information is needed ... do you break the loop when you do the tests and have you designed the phase detector and charge pump such that they are linearized around the stable operating point?
You have 15A per branch or 22.5 W per 0.1 ohm resistor. Sounds conservative. I'm not aware of any laser diode application with ms pulse width, thus I don't want comment the application and circuit in general. How did you arrive at the current control loop design? Did you check its stability? Also some other circuit details like capacitor C9 l
Sort of. Q2 & Q3 form a Darlington pass transistor. C1 has nothing to do with creating a reference voltage; it's only for filtering. As the voltage across R5(proportional to output voltage) rises, Q1 conducts more current away from the base of Q2, causing Q2/Q3 to conduct less, lowering the output voltage. That's your feedback loop. Current limiti
Hi, in a trio 9r-59d I experience a weird problem. On band B (1.6-4.8MHz) when I tune the dial below 2.5MHz or so, the receiver stops receiving anything, even noise. It seems to me that the local oscillator stops working at all below 2.5MHz on this band, cause even noise disappears. It seems to me that when I set the band spread or main tuning capa
To me it looks like the loop is unstable, but you really do need a longer run time to be sure. I recommend checking the VCO tune range first, it looks like the vctrl needs to be nearly railed high in order to flip from "up" to "down" charge pump control. That it does so, indicates that at least the phase detector works. But this may be a cause o
I'm trying to design a custom PCB for my ESP32 DevKitC project. Fortunately, schematics for the DevKitC are available for download here. There are just a few things I don't understand: Why are there so many capacitors bet
I'm implementing a PCM2706 in an audio amplifier that I'm designing. I've read through the datasheet and I think I've figured most of it out, but it's the part regarding 'device descriptors' that I'm a little stuck with. The datasheet says the following: 9.3.6 Descriptor Data Modification The descriptor data can be modified through the I
First of all, you have only provided a code snippet, not the whole code. You don't show libraries or the process so we can only assume it's a synchronous process. If you're happy with multiple clocks for the search, remove the for loops and use a counter instead. Currently it does all compares in parallel with the lowest index match getting p
Hi, Hopefully someone in here is familiar with transformers and could help me diagnose issue with one 3 phase transformer. So I bought machine which runs on 200VAC and we have 400V electrics. With the machine came 3~ transformer which has been used in 400V electricity. However it will trip 25A C-curve circuit breakers immediately when powered ev
Above proposed budget RF meters will do the job. Both can transmit over a wide frequency range. A maybe important difference is that WinNWT4 have a non frequency selective power meter as detector. If however actual need is just to transmit a WiFi-signal and be able to detect a level can any WiFi-dongle be used to receive/transmit signals as well a
D flip-flop is frequently used to create a divide-by-2. Thus its output is 50 percent duty cycle (labelled clk_dcc). There are invert-gates in a feedback loop. It makes operation a bit more complicated. Is your question about their effect on the D FF?