Search Engine

Low Power Ota

Add Question

17 Threads found on Low Power Ota
It depends on the application. Gm ota's are widely used in low power filters while opamps has much wider spectrum. About dac reference. The good point to start are two books: Rudy van der Plasche "CMOS integrated DACs and ADCs 2nd ed." and Franco Maloberti "Data Converters"
Search for the paper "A low-power Wide-Linear-Range Transconductance Amplifier" by Sarpeshkar et al. Basically you need to degenerate the gm of the input (which will increase your input referred noise).
sir i just want to know is there any method to implement Over The Air (ota) firmware up gradation using low power RF technology in the TI based cc25XX micro controllers? As most of the code are written using z-stack.
Using ota for biasing is not good...For BandGAP circuit itselt you are using one more ota...THis is something not good... About design... Confirm the operating point of all MOSFETs as all should be in subthreshold region... Best method to design low power subthreshold circiut is gm/Id method...Comparatively you will get (...)
I'd'like to design a simple fully differential ota for a switched capacitor integrator. As it needs to be very low power, I'm wondering how to start the design and how to fixe the W and L of the transistors? The design I made doen't have the common mode in the middle range (Vdd/2). I read some papers about the Gm/ID metho
i have designed a Gm-C BPF, biquad type with two ota and two Cap. i set gm1=gm2=gm=13uS (low power design), C2=100*C1=1nF, f0=gm/sqrt(C1*C2)=20kHz, Q=sqrt(C2/C1)=10, now, the ac response shows that, f0 and Q has some deviation (20.4KHz and 9.23), what is the possible reason here? besides, for a Gm-C BPF, how is the transient response? (...)
designing a Sigma delta 2nd order...CIFF architecture.... in literatures they hav suggested to use more linear and low noise first integrator for better they said first integrator is a power hungry one... bt where the difference in design of low noise cum low power ota and other (...)
Hi, I am designing a 2-stage opamp (ota) with n-channel input differential pair. This opamp is supposed to dissipate low power( 200nW) My question is: 1) Only input differential pair transistors operate in subthreshold region and the other transistors operate in saturation region right? 2)How can input differential pair transistor be (...)
Hi , I will scale the capacitance of the stages to get optimum noise and capacitor size. does that mean I can reduce the gain of the op-amp of the stages to save power. how low can i reduce this gain. please help thanks
would you please send me worthwhile papers on the field of Ultra-low-power Ultra-low-voltage bulk-driven CMOS otas. Thanks
a cmos telescopic cascode ota for hi swing, low power application? replica bias? Please advice! Thanx
a cmos telescopic cascode ota for hi swing, low power application? replica bias? Please advice! Thanx
Hi , every one : To gratatue , I must deliver 3 papers . I am study on op amp . So is there some one can gives me some clues for study , for example , micro power , low voltage supply , constant gm , class AB control , frequency compensation . Or some one has great idea about op amp ?
Hello I am working on low power LDO. First i did simulation with simple one stage ota (nmos input) plus power PMOS and feedback. The lowest Vdd is 1.3 so PMOS has to be quite big to drive 100mA. ota has big output resistance, when working with low bias current and it (...)
I have recently seen in one publication a low-power SD ADC design with a single stage telescopic cascode ota with gain enchancement. The spec for the ota is: Technology: 0.18u CMOS power supply: ≤1V DC gain: 80 dB Bandwidth with 2pF load: 8.5 MHz However I highly doubt if it possible to (...)
Hi All: I am designing a low power ota, in which a local CMFB technique is used to improve the GBW and SR without increasing power too much. The circuit is shown in the attachment. GBW, and SR has been met by the introducing of two resistors at the top, but these two resitors also increase the second pole of this (...)
1.Comparative study of low volta ota designs 2.amplifier design(rail2rail) 3.low voltage low power cmos 4.Techniques for low voltage opn