Search Engine www.edaboard.com

76 Threads found on edaboard.com: Measure Leakage
Murata has minimal insulation resistance specifications for some series in the chip capacitor catalog, they would result in guaranteed leakage current considerably below 500 nA. I expect typical leakage currents several orders of magnitude below the guaranteed level. However if you want typical leakage current, why don't you (...)
Hi there, did anyone know how to measure the power consumption in Synopsys tools. I need to measure the leakage current to optimize the static power in my design. Is the measurement tools over the SAE area? 137034 do you understand what leakage current is? just make a simulation, keep the inp
Hello, I am a student studying ESD. As far as i know, the main failures of ESD is a breakdown of gate oxide and the thermal breakdown of ESD protection or clamping circuit. So, I tried to take a picture of the breakdown point. First, prepare a failed sample by ESD event. (i measure the leakage current) Then, Dip it in a HF to erase the patterns.
Hello All, I am trying to find leakage of different instances/subckts using spectre xps. I tried using chk1 dyn_subcktpwr inst= port= depth=4 time_window=[
You can buy a standard Megger and measure.
PWM-ed lower two MOSFETs together at 7KHz with duty cycle 4-20% for testing "Together" means what it says? Switching-on left and right low side simultaneously? 4% duty cycle might be already too much, depending on transformer leakage inductance. How did you measure currents? Did you look at current waveforms?
I tried to measure the current through the drain node of my PMOS directly to my circuit. But it seems like it is pretty large for a leakage current. I assumed it was is not wrong. That is a true result of your circuit. Do I have to isolate my main mos and auxiliary mos to meas
The battery may have self-discharge. In any case you have the tools to measure each branch's current and determine which component it taking the current, or by process of elimination, that it's the battery. This is something you have to do, methodically, on the bench; no amount of remote speculation will get you any closer to knowledge.
Hi, I'm trying to measure the delay in hspice for an inverter by using .measure command. **Test inverter .TEMP 110 **Use high temperature to simulate worst case delay and leakage power .OPTION + ARTIST=2 + INGOLD=2 + MEASOUT=1 + PARHIER=LOCAL + PSF=2 + P
Dear all, I have designed a minimum inverter size in 65nm CMOS (W/L=150nm/60nm). I want to calculate the current consumption and leakage of the inverter. I have two cases as below: Case#1 (calculating total current): the input of the inverter is a normal clock (from 0V to Vdd). I measure the current from the supply. I_total=4.4pA
It's a measure of the amount of Ic you would see if the transistor was entirely switched off (unbiased), in other words the leakage current caused by impurities and occasional electron mobility in the semiconductor materials. In critical applications, especially ones where the transistor may be running at very low collector current, the (...)
I think you have a defective transistor. I think you destroyed the BC547 by using it to drive the short circuit you had. 12W from 12V is a load resistance of 12 ohms. You measure 0.4V across it so its leakage current is 0.4V/12 ohms= 33.3mA which is a lot. It is easy to find out of the BD438 is good and the BC547 is bad, simply short the base-emit
Hi I wonder how to measure the DC gate leakage current. In some papers, source meter unit (SMU) is used to measure the DC gate leakage current. But, if possible, i want to measure the gate leakage current without SMU. Is there any way to measure the (...)
Hello, Supposing I have an ETD39, N87, Epcos Ferrite transformer. Ns = 30 Np = 30 I put the ungapped ETD39 core halves into the bobbin and measure the leakage inductance. Now I do the same again, but this time with a 0.2mm centre leg gapped ETD39 core. ?Which of the above two leakage inductance measurements is (...)
This is a good choice of instrument but a bad choice of use. Short both diff probe inputs to measure CMMR at your various test points and see how the choice common mode probe ground available is affected by CM input noise from your noisy PFC design. It is not a question of bad instrument, but bad understanding of limitations of active high speed
hello, what MCU ? post compiling windows message or log file .. any alerte message during compiling ? try to run you application with shorter lenght only ADC and UART, then add functionalities ie: with eeprom ... Divide and conquer, as they say. be carrefull with 230V AC measure .. and earth current leakage any galvanic in
The test circuit is somehow incomplete. How do you measure the capacitor voltage?
Hi, I want to know how i can measure each winding's leakage inductance? thanks in advance
Is there a way that I can measure dynamic power variance and leakage power variance separately for a given FinFET based circuit?
I was just going to do it in the simple way just give it an impulse via a switch and a limiting resistor, and let it ring For a more accurate result I would prefer this method rather than measuring the maximum output through a series LC network, due in theory the oscillation would occur locally, not being subjected