Search Engine **www.edaboard.com**

21 Threads found on edaboard.com: **Monte Carlo Runs**

hi all!
I'm gonna use **monte** **carlo** Analysis to find standard deviation for input Offset of a latched Comparator using icfb 5.10.41_USR5.90.69. the goal is to plot it against a voltage value called Common Mode Voltage. It is to some extent a parametric **monte** **carlo** analysis. But it seams this version cant sweep any (...)

Software Problems, Hints and Reviews :: 03-26-2017 18:45 :: moammadhasan :: Replies: **1** :: Views: **749**

Hello,
I am running cadence virtuoso 6.1.5 and trying to sort out the **monte** **carlo** analysis for process variation and mismatch.
I want to plot the gain vs frequency plot of a single-ended amplifier for 10 **runs** i.e. I want to see the 10 gain-curves in a graph window.
The only option in EVAL TYPE in OUTPUT SETUP of the analysis remains fixed (...)

Software Problems, Hints and Reviews :: 09-01-2016 11:58 :: Debdut :: Replies: **0** :: Views: **695**

It will likely work close to your simulation results if you follow proper design procedures such as a good layout, heat sinking, and supply decoupling, but no guarantee.
If you can, do some **monte** **carlo** simulation multiple **runs** to see how component variations (including supply voltage variation and offset) affects the amp performance (I (...)

Analog Circuit Design :: 03-20-2016 08:18 :: crutschow :: Replies: **14** :: Views: **1559**

Hi
I just need to ask how to find standard deviation of the transition points of a flash ADC using a **monte** **carlo** simulation. Say numbero f **runs** is 100.

Analog Circuit Design :: 07-04-2015 06:34 :: musclesinwood :: Replies: **5** :: Views: **631**

Analog Circuit Design :: 02-20-2015 18:51 :: BigBoss :: Replies: **5** :: Views: **776**

thanks for ur support .. sir
but my problem is occuring with the cadence virtuoso tool ... where i have my extracted netlist but unable to run **monte** **carlo** simulation .

Analog Circuit Design :: 03-15-2012 08:31 :: chandrakantjohnson :: Replies: **2** :: Views: **2863**

I need several different random signals to test my design. So I use rand_bit_stream in adhlLib. It does produce random signals. But what I want is I can control the randon signal. For examples, I need to do 100 **runs** of **monte** **carlo** simulation.
I hope the input random signals for rhese 100 **runs** are same. Then i can change a (...)

Software Problems, Hints and Reviews :: 02-09-2012 04:15 :: liuy1987 :: Replies: **0** :: Views: **759**

I want to setup + or - n*sigma only in **monte** **carlo** hspice.
See e.g. HSPICE? User Guide: Simulation and Analysis B-2008.09 , p. 318 .
If you just want MC **runs** for e.g. -3σ and +3σ, you could use (for a transient analysis):
.tran 10p 1n sweep sigma -3 3 6
.tran 10p 1n sweep **monte**=100

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 12-17-2010 12:41 :: erikl :: Replies: **8** :: Views: **4145**

Im doing **monte** **carlo** simulation of a clocked comparator. I want to save some signal data into a text file. So I wrote a small veriloga file to save the output. there is no problem.
But when I started running **monte** **carlo**, there were many many **runs**. So everytime when a new run starts, my saved data are (...)

Software Problems, Hints and Reviews :: 11-13-2010 14:23 :: wandola :: Replies: **1** :: Views: **1785**

For transistors that leave saturation across **monte**-**carlo**/corner **runs** imply that they have insufficient overdrive.
For mismatch, the general rule of thumb is to use a higher L. For input pairs, you need a large gm. For current mirrors, you need a high overdrive.

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 08-17-2010 13:18 :: checkmate :: Replies: **2** :: Views: **1602**

Attached is **monte** **carlo** Analysis of Bode Gain in PSPICE 10.5.
I am wondering why the gain jumps for 360 for some MCA **runs**?
Thank you very much.

Elementary Electronic Questions :: 08-09-2010 18:58 :: 1ps1 :: Replies: **0** :: Views: **730**

I designed an analog circuit and I am running **monte** **carlo** analysis.
1. How many **monte** **carlo** **runs** are assumed to be sufficient?
2. What of the minimum percentage of successful **runs** (**runs** with good results) to consider the circuit is OK?

Analog Circuit Design :: 03-25-2010 19:13 :: adnan :: Replies: **6** :: Views: **4848**

hi everybody:
i am trying to see the CMRR of my fully differential amplifier,i ran the **monte** **carlo** simulation,and get the cmrr simulation with 100 **runs**,which is the difference of maximum DM gain and maximum CM gain for each run,so for each run i get a cmrr value,and then a curve of CMRR VS 100 points.but i just want to see the histogram (...)

Digital Signal Processing :: 09-30-2009 09:39 :: chichi :: Replies: **0** :: Views: **1386**

Hello all
I have some question about hspice **monte** **carlo** tran simulation
I need to start the simulation from the specific run (like a specific seed ...)
f.e. in generall I need 100 **runs** of tran simulation (but that require too long time)
may I in some way to run f.e.
first 50 **runs** (standard run for .TRAN x y sweep (...)

Analog Circuit Design :: 08-24-2009 01:11 :: kDaniu :: Replies: **0** :: Views: **2625**

hi guys,
what 's the op for an AC simulation?
I mean, when using spectre for ac simulation,
different op means different gm etc. so before ac, simulator must know exact DC right?
then
another question, if I use **monte**-**carlo** ac simulation,
will the dc varies as **monte**-**carlo** ac **runs**?
or the dc will be (...)

Software Problems, Hints and Reviews :: 07-21-2009 08:44 :: bigworm :: Replies: **2** :: Views: **1233**

Normally, a **monte** **carlo** simulation of 1000 **runs** can convince you about the performance of the designed amplifer which will fall within your design specification.

Analog Circuit Design :: 01-21-2008 03:15 :: suria3 :: Replies: **9** :: Views: **1069**

For doing the **monte** **carlo** analysis you need give the following
information
1) which node you want to check (for example if you are checking for the
offset in the comparator circuit then give the node name and the voltage
at what point it has to be monitored)
2) Choose the number of **runs** as 100
3) Define the correlations if you (...)

Analog Circuit Design :: 10-05-2006 09:48 :: kumard35b :: Replies: **8** :: Views: **3367**

a jolly hello to all!
i've got a question about bandgap's TC and Vref.
is it true that there is a correlation between TC and Vref.
for example: you have 50 **monte** **carlo** **runs**, then you get 50 Vref values at 25 degress and 50 TC. now calculate the correlation coefficient between them.
Someone told me if you get a high correlation value, (...)

Analog Circuit Design :: 04-14-2005 09:11 :: cyrix1313 :: Replies: **0** :: Views: **849**

You can use the **monte**-**carlo** option but it works only on the spice netlist preprocessing within Spectre. So within ADE you could not trigger different **monte**-**carlo** **runs**. I think in ADE there is no built random uniform/gaussian source. But you should be able to built them with Skill.

Analog Circuit Design :: 01-26-2005 06:53 :: rfsystem :: Replies: **6** :: Views: **4416**

Thats not correct flatulent (wy the 1.005 factor).
The offset is get by doing a **monte** **carlo** simulation of the ampop using matching parameters of the transistors for a given process. Use at least 100 **runs**.
Other way is to account the matching of the input transistors and main other contributions from the other ones divided by the gain (...)

Analog Circuit Design :: 01-19-2004 22:13 :: bastos4321 :: Replies: **19** :: Views: **5643**

This is an information from Alcatel Made matching tech. note:
*******************************************
How many **monte** **carlo** simulation **runs** are needed ?
Error on the standard deviation as function of the number of **monte** **carlo** simulations:
35 **runs** for 25% accuracy with 95% (...)

ASIC Design Methodologies and Tools (Digital) :: 02-07-2003 16:17 :: bastos4321 :: Replies: **3** :: Views: **4005**

Previous
1
Next

Last searching phrases:

nevertheless | mean well | keep out | throughout | mean well | near far | nevertheless | keep out | keep out | mean well

nevertheless | mean well | keep out | throughout | mean well | near far | nevertheless | keep out | keep out | mean well