Search Engine

19 Threads found on Opamp Power Dissipation
Hello, Just checking what is the maximum current that can safely be flowed through diode ESDD1 of the LT6220 opamp? (page 13 of the LT6220 opamp datasheet shows ESDD1). Will 500uA be OK? We have it set up as in U48 of the attached schematic, and sometimes U48 will loose its supply, but the preceeding opamp (U47) will still have its (...)
The "quiescent current" is the continuous current when the opamp is quiescent (with no signal). uA is microamps of current.
Hi You can try with folded cascode opamp. It will give you a better specification.
A voltage regulator uses an opamp with a reference voltage driving a series pass transistor. But your Vdd is so low that I do not know of an opamp and series pass device that will work.
Hi, I am designing an 10 Bit 200 MSPS Pipeline ADC in TSMC 65nm process. Just finished the design of first stage opamp. It uses the "Folded Cascode Gain Boosted opamp" architecture. The supply voltage is 3.3V. The total current drawn from the supply is around 90mA. Therefore, the first stage opamp itself dissipating around 300mW (3.3 *
Hi, Can someone suggest opamps that can provide 100mA continuously at 5 volt or more? Slew rate is not a concern.
The maximum supply current is 4.5mA per opamp. There are two opamps. The total supply is 30V. Then the dissipation with no load is 4.5mA x 30V x 2= 0.27W. The thermal resistance of the tiny surface-mount case is 190 degrees C per W so if the ambient is 30 degrees then the chip is at 81.3 degrees C which is warm but not too hot. A load makes (...)
Hello All, I have to design a CMOS opamp at 135 nm Technology......... I have the circuit diagrams and parameters at 180 nm . I have to simulate it on TANNER EDA. I have model file for 135nm : * MOSIS WAFER ACCEPTANCE TESTS *
Well, why you want to draw a current as much as possible. As per my knowledge current drawn form battery depends on its load. Actually what exactly you want is not clear from your post. Do you want an opamp with maximum power dissipation?
Dear All, I need to design an output stage (third stage) for a two-stage compensated opamp. I have gone through some related papers and text. After reading them, I have built-up some interpretations: 1. The main design specifications whilst designing the o/p stage are a) output swing, b) power dissipation (or efficiency), c) linearity (or
Hi, I would need some help in a power dissipation issue. I have a power opamp that works in a non-inverting topology. Here some data: - Single Supply = 12V - Output voltage = 6+3*sin(wt) V - Output current = 100*sin(wt + alfa) mA where: w = angular frequency t = time alfa = angle between current and (...)
Suppose I am using an opamp as an amplifier with +12V as pos and _12 as neg supply. Consider supply current as 3mA at no load.How will i calculate the power dissipation. Next is the opamp configuration as precision rectifier with same supply and current. Will there be any change in power (...)
It depends on the application; i used such an opamp in a bandgap circuit, to get the smallest error and it worked great; if the SPEED is not an issue, then go for subthreshould, to get higher gain and low power.
The gain, BW and o/p swing u refer is for opamp or integrator?? You need to know the specifications such as the power supply voltage rail, power dissipation for determine the opamp structure. :D
"PMOS body connected to drain..." why not connected to power or source? Hi can anybody share to me a CMOS opamp net list roughly meeting the following specifications. DC gain >75dB Unity-gain frequency > 150MHz Phase margin at unity-gain frequency > 65o Slew rate > 50V/μsec PMOS body connected to drain and
Put a zero-volt voltage source in series with all the op-amp stages and then measure the currents through them. This will give you power per stage - by V*I (of course) and is more useful, than just finding the total power for the opamp.
I have designed an two stage opamp with following performance supply: 1.8V open loop gain: 87.1dB unity gain frequency :35.3MHz Phase Margin: 64 Slew Rate:11V/us CMRR:84.6dB PSRR-:65.5dB PSRR+:95.4dB Is there any other test i have missed? By the way, the slew rate is quite low, how can i improved it?
Due the application of dc feedback, I think a typical differential stage opamp would serve the purpose. If the frequency of application is high, a cascode stage differential opamp would serve the purpose Rgds
It all depend on the specification that you are looking for. Most of the time the process we use to design a opamp will be the crucial point as it will limit the design parameters and the rest as others mentioned in the post.