Search Engine **www.edaboard.com**

## Sine Lookup Table |

Are you looking for?:

lookup table sine , lookup table sine wave , sine lookup table values , lookup table

lookup table sine , lookup table sine wave , sine lookup table values , lookup table

31 Threads found on edaboard.com: **Sine Lookup Table**

You can have look at the basic working theory @ Its implemented for LPC2148 but the underlying working is the same. You need to generate or use a hardcoded **sine** **lookup** **table** which feeds values to your PWM block and at the PWM output use a filter which acts a D

Microcontrollers :: 04-06-2017 12:19 :: Power_user_EX :: Replies: **9** :: Views: **2322**

Thanks for the reply.
I didn't quite understand some of it. So you're saying that you take two VCOs and mix them together (one of which is a voltage controlled cavity resonator)? What did you mean by "offset by the fmax"? In my example (1 MHz to 5 GHz), can you give some numbers? I can imagine that you could mix together two oscillators, one tuna

RF, Microwave, Antennas and Optics :: 10-27-2015 05:21 :: aaron_do :: Replies: **3** :: Views: **502**

hi frnds
i wan to make v/f control of 3phase acim
successfuly i generate 3 phase **sine** wave, which frequency can vary frm 1hz to 1023hz
using 3 phase DDS by **sine** **lookup** **table**, timer,interrupt.
now i wana to implement V/F
i attached my program (...)

Analog Circuit Design :: 02-21-2015 06:52 :: mobinmk :: Replies: **3** :: Views: **2197**

I need to know how to send saved data in **lookup** **table** to audio codec of de2-70 altera kit
line out in VHDL.

PLD, SPLD, GAL, CPLD, FPGA Design :: 12-13-2014 03:51 :: jackobian :: Replies: **2** :: Views: **1091**

You could use a **lookup** **table** with just a quarter of the complete **sine**, or you could use linear interpolation for the same quarter. for the interpolation, you could save just the "m" and "b" parameters of the "y=mx+b" equation

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-31-2014 16:01 :: Nicolás Celedón :: Replies: **4** :: Views: **1131**

How the **lookup** **table** values are created to vary the duty cycle accorging to **sine** amplitude

Microcontrollers :: 10-19-2014 19:14 :: siddiqui :: Replies: **3** :: Views: **1047**

Hello,
I am a newbie to verilog and just got a hold of a FPGA Spartan 3E board but now im in need of some help. Of course I have done a lot of searching and reading first. Anyways, the task I am faced with is to use a Look-up **table** to generate PWM that will be outputted into an RC filter which will convert my PWM to a 60 Hz **sine**wave. My board ru

PLD, SPLD, GAL, CPLD, FPGA Design :: 06-17-2014 00:11 :: psychoticjoe :: Replies: **5** :: Views: **2081**

how to generate **sine**wave with verilog code

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-05-2014 12:09 :: lakshmisnair933 :: Replies: **1** :: Views: **2056**

hello
I am designing a smps based **sine** wave inverter of 500VA 220v/50Hz. i have succefully designed DC-DC converter stage.
my aim is to convert 311VDC to 220V ac sinusoidal.
for this ,i have designed a H-BRIDGE driven by a UNIPOLAR SPWM.
i am using a microcontroller (DSPIC33FJ32MCPWM) to generate the UNIPOLAR SPWM of 20KHz carrier and 50Hz

Power Electronics :: 12-16-2013 17:03 :: --BawA-- :: Replies: **2** :: Views: **3190**

You put the **lookup** values for the **sine** wave (voltage versus time increment) in the **table** for the piece-wise linear generator.

Analog Circuit Design :: 04-23-2013 08:26 :: crutschow :: Replies: **1** :: Views: **1099**

Hello Mr. Mithun, To generate pure **sine** with 16F73 you must need a **lookup** **table** using calculated **sine** point. Because 16F series doesn't have enough speed to calculate Multiplication for (i=0; i<15; i++)
{
teta = ( (float) i / 15 ) * 3.14159;
sample = (int) (255 * sin ( teta ));
PWM1_Set_Duty(sample);
}
Try this (...)

Analog Circuit Design :: 04-11-2013 12:45 :: RONY CHAKRABORTY :: Replies: **2** :: Views: **3180**

Depends on how you generate the "pwm waveform". The phase shift applies to the modulating **sine** waveform, not the pwm carrier. Assumed you are generating the **sine** by a **lookup** **table**, the 120 and 240 degree phase shift isn't but an offset to the **table** index.

Microcontrollers :: 04-01-2013 16:01 :: FvM :: Replies: **6** :: Views: **1235**

HI rikotech8.
For 3 phase **sine** wave inverter it needs 6 complementary **sine** modulated output with deadtime generation. which is already implemented in hardware of 18F2431 architecture. You just have to set corresponding SFR's and a **sine** **lookup** **table** which will fed **sine** modulated PWM duty (...)

Power Electronics :: 07-12-2012 04:11 :: RONY CHAKRABORTY :: Replies: **2** :: Views: **1642**

Take a look at this URL

Embedded Linux and Real-Time Operating Systems (RTOS) :: 03-28-2012 05:31 :: klystron :: Replies: **14** :: Views: **24453**

Arun,
You must to calculate and generate a **sine** map to record into a **table** in order to sample at DAC device.
+++

Microcontrollers :: 01-08-2012 14:07 :: andre_teprom :: Replies: **29** :: Views: **10790**

hi to all can any one can help me to create **sine** **lookup** **table** to generate 3 phase spwm

Microcontrollers :: 12-31-2011 21:47 :: SPWM :: Replies: **0** :: Views: **763**

It sounds as though you're using a method that will have **lookup** **table**s consisting of partial **sine** waves. First and last values may be far apart.
This will result in sudden transitions at the speaker. You'll get harsh sounding **sine** waves.
You only need one **lookup** **table**. You stated your (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 05-10-2011 09:00 :: BradtheRad :: Replies: **3** :: Views: **3072**

I would also consider a **lookup** **table**.
But if you want to use taylor series (and the **sine** doesn't need to be exact), with a bunch of multipliers, a couple of adders and some dividers, you can do the trick...
sin(x) = x + x^3/6 could give a result close enough (if you known beforehand what angles you're dealing with).
regards

PLD, SPLD, GAL, CPLD, FPGA Design :: 04-07-2011 19:42 :: lucbra :: Replies: **13** :: Views: **16027**

Hello. The switching frequency of my inverter design very high that the frequency ratio irequires the use of 420 steps in the **lookup** **table**.The question is for pic16f877 is the memory and resolution sufficient to cater for this **table** as well as the main PWM program in asm.

Microcontrollers :: 03-19-2011 11:45 :: gedza :: Replies: **0** :: Views: **1366**

what frequency do you require ?
I have used a MCP41010 digital potentiometer to generate a 3KHz **sine** wave
MCP41010
if you need a higher frequency a DAC (Digital to Analogue converter) could be used

Microcontrollers :: 03-16-2011 06:04 :: horace1 :: Replies: **14** :: Views: **4830**

Last searching phrases:

forth | forth | forth | less than zero | zero appear | nevertheless | throughout | getting came | zero appear | nevertheless

forth | forth | forth | less than zero | zero appear | nevertheless | throughout | getting came | zero appear | nevertheless