Search Engine **www.edaboard.com**

## Stability System |

Are you looking for?:

stability control system , power system stability , ads stability , stability bandgap

stability control system , power system stability , ads stability , stability bandgap

151 Threads found on edaboard.com: **Stability System**

Dear Friends...... i am ph.d Scholar in power **system** ....i need to write a code in embedded **system** to improve the power **system** **stability**... is there any link or ebook to write a code in embeedded **system**....(or) any other courses in embedded **system** need to do means also say that details (...)

Embedded Linux and Real-Time Operating Systems (RTOS) :: 05-27-2014 07:22 :: Vigram Sithesparan M :: Replies: **1** :: Views: **539**

It's possible with industry standard analog multipliers like AD633. As you are designing a feedback **system** with variable gain, achieving **stability** for all operation conditions isn't quite easy, but basically possible at the cost of bandwidth.

Analog Circuit Design :: 03-02-2014 09:33 :: FvM :: Replies: **2** :: Views: **606**

The influence of a small amount of positive feedback - as long as the **system** remains stable - can be found using the same formula as for negative feedback, however using a POSIVE sign for the loop gain. (**stability** limit for unity loop gain).
Example: Voltage controlled feedback (as for operational amplifiers): Zout=Zol/(1-A,loop) with Zol=open lo

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 03-02-2014 09:21 :: LvW :: Replies: **3** :: Views: **687**

1. PFM mode loop is open loop or close loop?
2. Is it required to do **stability** Analysis for PFM loop ? If No Why ?

Analog Circuit Design :: 02-03-2014 05:03 :: skamthey :: Replies: **8** :: Views: **1191**

Hi,
I understood what you told me now. Let me explain what I understood. First I have a **system** a(s) and a feedback=1. For this case the phase margin and gain margin are bad or really small, so what I want to do is to compensate the **system**, that means increase the value of phase and gain margin. Am I correct ?
[COLOR="#0000

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 01-10-2014 08:49 :: LvW :: Replies: **12** :: Views: **867**

Can you help me compare these results? They're the simulations of a closed loop **system** . When we change the poles, (in this case, there are 4 poles), the response **system** also changes. The 4 poles involves 2 complex numbers and 2 integers, but I don't see the relationship between the poles and the response. I don't see an exact description. I mean,

Elementary Electronic Questions :: 11-25-2013 01:38 :: MissP.25_5 :: Replies: **5** :: Views: **584**

Analog Integrated Circuit (IC) Design, Layout and Fabrication :: 09-01-2013 17:13 :: FvM :: Replies: **3** :: Views: **668**

Hey , what's should be differenciated , error term or main signal ? The output should be time domain signal in 1D monitor in this case. the **system** should have more than one loop circuit , the output will have more dimension, ND for good **stability** take care when the excident emerge.

Analog Circuit Design :: 06-07-2013 14:18 :: phongphanp :: Replies: **12** :: Views: **1250**

Whats the need of studying control **system** in electronics?
Feedback is one of the basic principles applied in electronics.
Connected with the principle of feedback are the terms "feedback loop", "loop gain", "closed-loop gain", "**stability**", "**stability** margin".
The theory behind all these parameters is provided by s

Elementary Electronic Questions :: 05-17-2013 15:48 :: LvW :: Replies: **3** :: Views: **620**

i know for **stability** we need positive PM GM . that means at -180 degree gain should be negative(in decibels) for stable **system**s . From where this arrives i mean why -180 ?? i read somewhere that after -180 degree NEGATIVE FEEDBACK BECOMES POSITIVE FEEDBACK and if at that time gain >1 than **system** will oscillate and become unstable ?? why (...)

Miscellaneous Engineering :: 05-07-2013 18:52 :: tronicsworld :: Replies: **0** :: Views: **2876**

In practice I have oscillation and I think that the reason for that could be multi-poles **system**.
In practice, small signal analysis doesn't describe the **system** behaviour completely. The most severe point is the class B current boost stage where both MOSFETs are off for the calculated bias point. In addition MOSFET and IGBT capacita

Analog Circuit Design :: 05-03-2013 15:31 :: FvM :: Replies: **8** :: Views: **722**

Yes. That is what happens at the frequency for which |GH|=1 when the **system** is in the limit of **stability**.
(There is an additional condition related with the slope of the phase, but let's leave that in this moment.)
Suppose that at zero-frequency G and H are both real and positive . Then we have negative feedback. If increasing frequency we find tha

Elementary Electronic Questions :: 04-23-2013 12:28 :: zorro :: Replies: **4** :: Views: **699**

Dear Sir(s),
I need contribution on my masters thesis, i need to know the recent challenges in power **system** **stability** that are not solved completely.
Thank you in Advanced

Elementary Electronic Questions :: 04-08-2013 08:54 :: marabdul :: Replies: **1** :: Views: **482**

Can a negative-feedback **system** ever have large positive phase shifts that causes in**stability**?
All the examples in my old textbooks deal with instances where the overall phase shift approaches -180°.
How do we deal with instances of positive phase shifts near and beyond +180°?
I found this reference on the web that mentioned phase an

Analog Circuit Design :: 03-27-2013 15:42 :: E-design :: Replies: **4** :: Views: **609**

A evryone knows, phase is cyclic with 360°. So in your diagram, presuming it's actually showing the overall loop phase, -360° would be the reference for phase margin. For valitidy of the simplified phase margin **stability** criterion, there must not be multiple crossings of the n*360° line.
In simple words, phase margin is the distance to the osci

Analog Circuit Design :: 03-18-2013 20:21 :: FvM :: Replies: **2** :: Views: **588**

This seems to be temperature drifting problem,not impedance changing or something else.
Check your bias circuit and temperature **stability** of your **system**.

RF, Microwave, Antennas and Optics :: 03-18-2013 13:25 :: BigBoss :: Replies: **5** :: Views: **1151**

An example of this may the hierarchical levels of **stability** for Stratum I,II & III clocks used for synchronous networks. The clock is derived from the data source with defined Stratum level and regenerated with best source available from multiple choices of sources. An insular network is isolated and requires no outside reference. A plesiochronous

ASIC Design Methodologies and Tools (Digital) :: 08-18-2012 15:40 :: SunnySkyguy :: Replies: **3** :: Views: **5987**

Hello everyone.
I am designing a VGA for signals up to 3Ghz.
It seems that everytime I put a feedback in my circuit the K factor gets lower than 1, though the phase margin and gain margin calculations would seem to suggest that the **system** is stable.
I was wondering whether I can still trust the K factor for lower frequencies and in **system**s with

RF, Microwave, Antennas and Optics :: 05-03-2012 11:10 :: giangriff :: Replies: **1** :: Views: **879**

If only the following data are known in a negative feedback **system** is it possible to make a conclusion about **stability** or not?

Analog Circuit Design :: 03-19-2012 16:33 :: E-design :: Replies: **15** :: Views: **902**

In general yes, I'd expect it to remain stable. The RHP zero frequency should increase at light load, and as your controller starts operating in DCM, its gain should decrease. Those two things should only increase **stability** (unless the **system** was only conditionally stable). The only thing it could worsen is the damping of your LC, which might ca

Power Electronics :: 02-08-2012 13:57 :: mtwieg :: Replies: **3** :: Views: **1288**