Search Engine

99 Threads found on Switching Loss
Have you got the various loss terms in analytical (or vector) form with appropriate indices? Efficiency is 1 minus the sum of all ineffiencies (loss terms). Conduction loss in each switch for its duty factor, which in turn follows step-down ratio; switching losses which depend on frequency, VIN and VOUT; (...)
I am using MOSFET as switch and I want to find the switching power loss. should read the article on high speed mosfet drive by laszlo balogh..... - - - Updated - - - ...pages 4 to about page 10 or so
Does this operating frequency has anything to do with creating EMI?? Yes, in offline designs, the conducted emissions graphs start at you are better off choosing a switching frequency below 150khz. ..then again, for the sake of switching loss reduction, its best to stay below 150khz anyway with an offline flyback. I am
Crrs @ 24V doesn't give the effectiv capacitance, due to non-linear characteristic. You better use plateau charge from Qg graph. Expectable rise/fall time is about 100 ns according to my calculation, switching loss about 0.5 W, still moderate. Junction-to-ambient thermal resistance of 62 K/W demands for heat sink, e.g. a small PCB mounted type
This 101 nW is consumed for 140kSps sampling rate? Or it is DC power? If first case You have to interest with switching algorithm optimisation, If second, probably You have some stupid leakage on switches.
Soft switching attempts to minimize the transient conduction loss in the low side switch. Although this may be allocated to "switching losses" because it is periodic and transient, it is an ohmic, not capacitive-shuttle, Joule slug. Basic idea being that if you delay the low side switch turnon until the inductor current (...)
If this is 3GHz continuous / balanced (-ish) switching then it could be as simple as a blocking cap and a bias resistor network on the other side. Zero delay and trivial loss are upsides, the need for some preamble period for the bias network to stabilize could be an application issue. Does it really need anything more elaborate, and if so, why?
HI I am going to build a High voltage switching Power supply using IC MAX1771. I have a doubt regarding the decoupling tantalum capacitor which is placed at the point where 12V is coming in to the board before it goes to inductor. The recommended value is 100uF,35v tantalum but what if i use a 100uf, 16v TANTALUM CAPACITOR in its place as it is
Capture time increases as SNR decreases among other design factors, so predicting when locked when switching often requires a lock detector. If signal drops out due to fading loss, lock detector is needed. If using simple PLL synthesis with clean signals, it may not be needed except for fault detection reasons.
Thanks for the quick reply Skyguy. Much appreciated. Will design a simple CC ckt and see if it works. BTW with the switching ckt, is the configuration of the P channel MOSFET good? Or will I need a pull down resistor from the gate to ground? Overall' would the ckt work with the switching the way I want? Suggest modifications if any. Thanks!
I would answer the question with a reference to EN61000-4-11 which requires an instrument to widthstand a half or full period voltage sag to 0 % without function loss. Similar voltage sags can happen due to switching actions in the distribution network and particularly during lightning caused arcs in overland lines, although they are quite rare.
Flyback is ok, though you will get more switching loss and rcd clamp loss. If you can tightly couple pri and sec then your losses of these will be much less. Flyback ok because your I(out ) is low Half bridge can be the LM5039 datasheet to see this problem. two tran forward....bad because you need hi (...)
If RDS(on) in switching power supplies is the main source of power loss, why cant we connect many MOSFETs in parallel in order to minimize the resistance?
Hi, if SIMULINK allows you to measure the current and voltage for the IGBT (Ic and Vce) are we able to compute the switching loss for the IGBT? Thanks.
Hi all, Designed Flyback Topology based SMPS.Now want to convert SMPS in to Zero Voltage switching Flyback SMPS. How to design ZVS Flyback Converter? Thanks & waiting For Knowledge Enhancement,:thinker: Sachin
That would depend a lot on what kind of chop rate you are considering, and what conduction loss vs switching loss trade you are happy with. I think a little spreadsheet work would help you with that decision process. You can probably find something good enough on the Web, to make a start.
Driving high power IGBT's is not like driving a Relay. There are different design rules for 3rd and 4th generation IGBT's where Rg affects speed and power dissipation due to high gate load charges during switching. The best driver is a faster low impedance driver during switching time to minimize transient power loss during (...)
Page 7 (LHS) of the following (below) article is totally wrong, do you agree? It says that regarding active clamp forward converters, ?With sufficiently fast gate drive, the turn off of Q1 can be virtually lossless.? (Q1 being the main power mosfet). This is impossible, current cannot suddenly go to zero in Q1 and cannot immediately diver
Increasing frequency certainly helps with smaller components. Your switching losses will however increase and so will your inductor core loss. It also may be harder to pass certain EMI specs. I don't think there is any quick fix here :0) Build it and see.... Neddie
Hello and Well-Wishes To All, I have designed and built a load resonant full bridge inverter that operates at 85kHz. The inverter is to be used in multi-kilowatt inductive power transfer (Please see attached pictures and video links below for a sample of the set-up). I?m presently in the process of characterizing the inverter?s switching losses