Take Course

Dear Friends, I finished with the design of single ended OTA. the GBW was achieved is 20 MHz by driving capacitive load of 10 PF. Now I chnaged the design to fully differential OTA and I kept exactly the same biasing current or circuit transistor ratios, then I connected the smae load of 10 PF differentially between the two outputs to make a com

Hello guys, I have implemented a PFD and Charge Pump and I wanted to do a simulation for them as part of a PLL. without the need to perform verilogA components in cadence, I understood there is a way to take a complete PLL design in Simulink and replace some components with transistor level components from virtuoso. here is a link that de

Hello, I need to calculate the CANH to CANL capacitance in following circuit. 156753 In the datasheet of the device the CAN input differential capacitance (Cdiff) is given as 10pF and additionally CANH and CANL (Ci) input capacitance is given as 20pF. e.g

I made a helicail coil and have about 250 turns, how can i made it to be natural resonance?

Some distros are much more helpful / forgiving than others. Ubuntu worked out pretty well for me, on a Dell which has a near-orphan GPU. Red Hat / CentOS, I could never get the display right on. Seems like the "easy" installs want to set you up with the desktop / GUI interface on boot. That's not going to work out well if you don't have (that

hey I have a simple setup with P32MZ2048EFH144 It has no external oscillator. I have a simple code with Delay_ms(1000) which appears to work fine (the led blinks at about 1 second) But.... I think there is something I dont understand. take a look: 156716 No matter what I set in "MCU Clock Frequency ", the blinki

For a project i'm doing, I am trying to keep the switch panel relatively compact and not running wires from the switch to the board. Utilizing switches such as the one linked below, what are some ways I could directly connect them to a pcb? I was thinking of adding PTH slots to directly solder the switches into. I would like a way to remove/switch

None of those regulators have any PSRR left at the fundamental so I wouldn't rule out conducted emissions / susceptibility as potential actors. Maybe a RF choke between regulators and each of their "clients" is a worthwhile experiment. I'd bet you could find 433MHz notch-pass filters from Mini-Circuits or somebody. The problem could just be LNA sa

Thank you Brian. Yes, I was referring to the domestic FM broadcast, but as I am planning to only demodulate the mono channel, I thought that I would only care about 15KHz bandwidth. I was considering to use the CD4046 or LM567 which both cannot work at 10.7MHz, hence was considering a second mixer to take the frequency down to this level where thes

I'm reading the following paper about SNAPBACK -------------------------------------------------------------------------------------------------------- In the case of positive ESD stress, the VGBNPN is triggered when the voltage on the collector electrode reach

Dear friends, I am designing the circuit shown in the figure below, In my first design I didn't use the source floower transistors MT1 and MT2, thus I gout a high current at the output stage (1.3mA). It was explaned by Allen holberg that the use of the source follower is to shift the dc level to the output stage so VSG6= VSD4, comparing without

Stariver Circuit is a factory of PCB based in Shenzhen. We mainly produce 2-12 layers PCB and applications are widely use in all kinds of area such as Medical ,industrial, Telecommunications, Consumer Products , Power supply, IOT etc. We covers the PCB production from prototyping to medium production to mass production. We can also supply services

Hi, I would suggest you check for continuity of the relay terminals to determine the NO, C and NC terminals of the relay. It seems to me like you have mistaken NC for NO.

Hi, Sure you mean EMC? Your description rather sounds like "ESD" or "Surge pulse" .... EMC is high frequency. You may protect against EMC problems by using a low pass filter. ESD is high voltage, with relatively low energy. You may protact against ESD problems by using a ESD protection diode. Surge is not that high voltage as ESD but with muc

CORDIC is an algorithm for performing calculations. A LUT is simply that, a look-up table: phase in, amplitude out. The CORDIC implementation takes several cycles to produce an output; a LUT produces an output in a single cycle. I suspect MATLAB recommends a LUT based approach because it’s faster.

If you ran the same code at the same clock speed in all 3 FPGAs, it would take the same time in every FPGA. They are not processors - they allow you to design hardware. And hardware will always take a fixed time to process, depending on how you design it.

Hello guys, i am currently working on my final project, and its about eddy current brake. But when i want to simulate the design, and of course i use set eddy effect, on the excitations, but when i use that message error appear, can someone help me with this? Thank you. 156637

I am not exactly "expert" in this field, but I would try a few protoypes based on PCB design. The good starting point will be AN2866 application note from ST Microelectronics "How to design a 13.56 MHz customized antenna for ST25 NFC / RFID Tags" - it explaint theory and practiocal approach. When it will come to actual design of the coil, take a lo

Hi, in the datasheet there is a chapter "Design considerations". If you don´t keep on them you should not be surprised if it does not work. --> your PCB layout is not suitable. It needs a solid GND plane.. and you need to take core of the other design informations. Klaus

gm=derivative(Ids/Vgs)(whilst Vds=constant) Obtain Ids vs Vgs and take the derivative of this curve..