Search Engine www.edaboard.com

Verilog Assign Buffer

Add Question

2 Threads found on edaboard.com: Verilog Assign Buffer
In your case, I would write the verilog equivalent code of an IO buffer (rather than using some fixed primitive) and then try out to see if it works. The design would also be portable in this case.
to remove assign statements from verilog netlist