Search Engine

Verilog i2c

Add Question

1000 Threads found on Verilog i2c
Hello, I am trying to launch one of implementation of RISCV CPU called Briey. Here is link to this just modified this project (generated with SpinalHDL) in verilog. Here is ziped project (Xilinx ISE 14.7): 152426 My ch
I am writing verilog code for modular inversion algorithm, how write synthesizable verilog code to check a value inside the register is one(1) or not? kindly help on this. for example if register u=1, then it should return TRUE/some other operation to be continued else FALSE. how to do for this.
import smbus import time # Get i2c bus bus = smbus.SMBus(1) # MPU-6000 address, 0x68(104) # Select gyroscope configuration register, 0x1B(27) # 0x18(24) Full scale range = 2000 dps bus.write_byte_data(0x68, 0x1B, 0x18) # MPU-6000 address, 0x68(104) # Select accelerometer configuration register, 0x1C(28) # 0x18(24) Full scale ran
152652 Here,after sending register address of Mfrc522 what data bytes are send (I mean are they random values or they are specified) and what is upto n bytes..does it mean I have 2 send 2 8 bytes because the rc522 card consists of 12 bit number.
I think you should spend some more time with your verilog. You are assigning the value of a register to an input port? assign led = ctr; Did you try to compile your code before this Yosis stuff? It would be meaningless to do synthesis with error RTL.
I am a student studying Comp Sci but was lucky enough to get an internship for DFT insertion and learning about IC testing and verification. I am learning through the internship but at a slow pace as the person in charge of teaching me also has work that they are busy with, so I come to you the community to give me a pointer in the direction I shou
I'm synthesizing a verilog design in Design Compiler. I'm adding a relatively tight timing constraint. The reported area is quite big. When I try to break the critical path by manually adding an additional register, the area is reduced by a large factor. Any explanation?
Hi All For the digital computer, there always has a halt mode which basically mean to turn off the system. In the verilog, a $finish is used in verilog code. I am just wondering how the synthesizer will synthesize this to? Thanks Brian
Hello, I was implementing a 5 bit DAC to be used in a CT sigma delta modulator. I would like to model the error due to clk Jitter at the output of the DAC in verilogA. Any Ideas?
If we write verilog like this with async set/reset, does the synthesis tool use FF with this priority? (reset has higher priority than enable) always @(posedge clk or posedge reset or posedge enable) begin if (reset) out <= 1'b0; else if (enable) out <= 1'b1; else out <=a & b; end ===
Am totally new to electronics and the datasheet is very confusing to me, so can anyone please guide me through the specification of the accelerometer? So that i can have a better understanding on the accelerometer and to be able to convert the accelerometer data into G. X-axis Y-axis Z-axis -28 -26 218 These are the readings i get from the accel
Hey Guys, I'm trying to Implement a program to multiply two matrices(8 bit)( 5x5 ) and I'm stuck trying to complete this code. It would be awesome if you guys could help me on this. The code is Posted Below: module matrixmult(A,B,C); inputA; inputB; outputC; integer i; integer j; integer k; reg A01 [0
Your code will synthesize to logic for an asynchronous reset, no edge detection is involved in the hardware for the reset signal. You should view the verilog code as instructions to the simulator about how to simulate an asynchronous reset. The simulator will execute the code in the always block when there is a positive edge on clk or reset. In sim
Dear All, I want to transfer decimal from 0 to 999 serielly by using 89s52 seriel port for my project.but how to transfer or how to write code for decimal numbers.please reply. thanks, Tepu
FM transmitters/receivers are one of the top favorite circuits of every electronic designer. An FM transmitter is one of the first circuits that an electronic enthusiast decides to build. For this purpose, instead of using discrete components and building one of the traditional transmitter circuits, let?s use the Si4712/13 chip.
Hi, I have created a MIF file containing 100 x 16bit values. The values point to a colour palette which contains the RGB values for 10 colours. In Quartus Prime Lite I have used the IP Catalogue to create a ROM: 1-Port file My top verilog HDL file references the ROM file which when compiled / simulated on the FPGA development board should
Hello, I am wondering if there is any form of inheritance in VHDL or verilog. I am not very expierienced user of these languages, but several times in my projects (VHDL mostly) I noticed that inheritance would simplify them. I mean inheritance as it is defined in object oriented languages like Java or C++. The ability to extend existing in proje
On request I wrote a simple and fast function to display the temperature measured by the Ds3231 internal sensor. - no any floating operation (integer arithmetic only) - no any character buffer (each digit is displayed immediately after computed) From the Ds3231 datasheet: Temperature is represented as a 10-
I am given a task to design a SPI master module in verilog (The ultimate goal is to design an sensor ASIC). The problem is: I have only four I/Os i.e. MISO, MOSI, SCLK, and SS(single line). But on the slave side, I need to control four slaves i.e. EEPROM, an ADC and two digital processing block(can reduce to one). The question is: [B
In i2c communication, What dataype does slave sends to master and prints on 16x2 lcd. Do we have to convert the data into integer or BCD and send to lcd or we can directly send as string?