Search Engine **www.edaboard.com**

## Vhdl Addition |

Are you looking for?:

vhdl code for addition , verilog addition , signal addition matlab , floating point addition

vhdl code for addition , verilog addition , signal addition matlab , floating point addition

62 Threads found on edaboard.com: **Vhdl Addition**

Use an FPGA and write **vhdl**/Verilog..
e.g.
mult_result <= a * b;
add_result <= a + b;

Elementary Electronic Questions :: 03-03-2017 15:48 :: ads-ee :: Replies: **1** :: Views: **80**

Hi there,
I am new to this forum as well as i am new to **vhdl**. Teacher gave as a test to do at home and i have struggles with one of the test.
We got a code and our task is to analyze it and write down the purpose of the Device. We also have to explain the the purpose of parameter s and out_sig, in_sig, mode, clk ports.
What i see is that we

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-11-2017 09:56 :: Janoy66 :: Replies: **13** :: Views: **1138**

Multiplication will yield bit growth on more occasions then **addition** - but it isn't guarantied.
Some examples:
"0100" * "0010" = "1000"
"1111" * "0001" = "1111"
An example for what? It has nothing to do with the bit width of an unsigned **vhdl** multiply operation which doesn't depend on a particular number value.
You'll fin

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-10-2016 08:09 :: FvM :: Replies: **13** :: Views: **1194**

If you're going to use **addition** just for the carries, why not go the whole hog and just make your life easy and use + for the whole adder?
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity full_adder_12bit is
port (
a : in unsigned(11 downto 0);
b : in unsigned(11 downto 0);
c : out unsigned(1

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-25-2016 12:44 :: TrickyDicky :: Replies: **7** :: Views: **773**

Hi All,
I have to implement a tapped FIR filter which has fixed point coefficients. I am considering using the proposed IEEE fixed point package.
From what I have read on Xilnx and edaboard forums the package does not seem to give correct synthesizable results and/or is not well supported.
I am not sure if these issues are fixed or not.
I

PLD, SPLD, GAL, CPLD, FPGA Design :: 08-15-2016 14:40 :: GhostInABox :: Replies: **0** :: Views: **3**

Hi.
I will explain my problem simply.
I'm trying to get summary of 4-bit vectors in one, 8-bit vector.
signal cnt1,cnt2,cnt3,cnt4,cnt5 : STD_LOGIC_VECTOR (3 downto 0);
signal count : STD_LOGIC_VECTOR (7 downto 0);
cnt1 <= "0000";
cnt2 <= "0000";
cnt3 <= "0000";
cnt4 <= "0001";
cnt5 <= "1111";
count <= cnt1

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-11-2015 00:57 :: hardware_guy :: Replies: **6** :: Views: **920**

PLD, SPLD, GAL, CPLD, FPGA Design :: 03-26-2015 06:41 :: sharath666 :: Replies: **7** :: Views: **1210**

My FPGA is communicating with an ADC over a serial bus. The ADC supports negative voltage readings.
Figure 26 at page 14 suggests that the device uses the leftmost bit as the sign bit.
I'm required to calculate the algebraic sum of 32 consecutive readings.
As you explaine

PLD, SPLD, GAL, CPLD, FPGA Design :: 01-13-2015 18:22 :: shaiko :: Replies: **20** :: Views: **4098**

Just tried it with this code:
library ieee;
use ieee.std_logic_1164.all;
entity a is
port (x : inout std_logic);
end entity;
architecture behave of a is
signal z : std_logic;
begin
z <= not x;
end architecture behave;
library ieee;
use ieee.std_logic_1164.all;
entity b is
port (y : inout std_logic);
end e

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-03-2014 18:26 :: ads-ee :: Replies: **13** :: Views: **3418**

hi ,
How verilog and **vhdl** expressions are evaluated.i am getting different results when the same code is written in verilog and **vhdl**.
the expression is:
d=(a+b)*p;
a,b,p are signed numbers of size 16 bits and d is the signed number with 32 bits.when a, b are 16384(decimal numbers) and p is 1229 .The **vhdl** simulator is giving output as (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-25-2014 10:39 :: kommu4946 :: Replies: **15** :: Views: **2059**

Hi all!
I am trying to design an ALU which does signed **addition** & subtraction and unsigned **addition** & subtraction. I have following code written, but does not work.
For unsigned : I used simple R<= A+B and R<= A-B; for **addition** and subtraction
For Signed: I tried to change the type of A,B to Signed and perform **addition**. (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-23-2014 18:46 :: raguna :: Replies: **15** :: Views: **24240**

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_textio.all;
use std.textio.all;
entity rom_using_file is
GENERIC (N :INTEGER:=260);
port (
ce,clk ,clk1,read :in std_logic; -- Chip Enable
read_en :in std_logic;

PLD, SPLD, GAL, CPLD, FPGA Design :: 02-12-2014 12:04 :: velu.plg :: Replies: **7** :: Views: **963**

It's not clear what you mean with "varied bit length" and why it should be used in the **vhdl** example.
The **addition**
std_logic_vector(unsigned(A) + unsigned(B));
has a 4-bit result width according to **vhdl** rules.
There won't be a problem however to generate a carry in the **addition** and get a 5 bits wide result. One (...)

PLD, SPLD, GAL, CPLD, FPGA Design :: 11-16-2013 15:09 :: FvM :: Replies: **4** :: Views: **651**

Hello,
I have written the following code but I do not take the right results from the **addition**: met <=met+monada;
I think that the problem is that I have the signal met twice.
Specifically, I take that the output nn is equal to 1..
At first I had that my signals and the output are this type: "sfixed" beacause I wanted to add fixed point numbe

PLD, SPLD, GAL, CPLD, FPGA Design :: 10-24-2013 08:41 :: marinet :: Replies: **5** :: Views: **813**

I am implementing radix 2 FFT of 8 point in **vhdl**.During this project i faced the problem of complex **addition**,subtraction and multiplication.i have also written a code for FFT but that is containing the error of complex part.although ready made ip core is available but i have to write the code.for the sake of my understanding i have implemented the

PLD, SPLD, GAL, CPLD, FPGA Design :: 07-04-2013 05:50 :: sougata_vlsi13 :: Replies: **0** :: Views: **1258**

For Implementation of 8 point radix 2 FFT butterfly structure is cordic needed for realization of its structure or just a complex multiplier is sufficient to solve the problem of complex **addition** and subtraction in **vhdl**.

Elementary Electronic Questions :: 06-17-2013 12:51 :: sougata_vlsi13 :: Replies: **0** :: Views: **669**

Hello everybody , i am doing a shift register project that operates "n x m" bit . Here "m" is bitwith, "n" is number of "m's". I handled my projeck by sampling register using Flipflops and achieved it. Register section works well. Now i have to multiply register "n" times . here i have some difficulties and i have two subtle erros . What could b

ASIC Design Methodologies and Tools (Digital) :: 05-29-2013 13:50 :: gnrbyrm :: Replies: **3** :: Views: **915**

c <= ('a(3)'&a) + ('b(3)'&b);--to make sign extension.
You can also write
c <= resize(a,5) + resize(b,5);
or even shorter
c <= resize(a,5) + b;
What I'm doing is because **vhdl** imposes that the LHS to the equal sign of **addition** is the same size as the RHS' operands.
Will this concatenated bit be r

ASIC Design Methodologies and Tools (Digital) :: 05-25-2013 13:03 :: FvM :: Replies: **3** :: Views: **2041**

I am implementing the FFT butterfly structure.For that purpose i need complex **addition**,multiplication and subtraction in **vhdl**.The program is running fine but while simulating its showing error that the product value is out of range,what should i do now......please anyone help me in this regard

Digital Signal Processing :: 04-23-2013 05:10 :: sougata_vlsi13 :: Replies: **1** :: Views: **1464**

Sir,currently I am working on radix 2 FFT project.I have written the code for radix 2 DIT FFT butterfly structure.i have written the code in 4 modules.but in case of calculating the formula like
S(0)=x(0)+W(0)*x(4), like x(0)=0.5;w(0)=0.7+j0.5 and x(4)=0.5
it needed complex multiplication and **addition**,i am not getting how to write it in VHD

PLD, SPLD, GAL, CPLD, FPGA Design :: 04-19-2013 06:20 :: sougata_vlsi13 :: Replies: **14** :: Views: **4423**

Last searching phrases:

and nor | mean well | nevertheless | nor not | forth | getting came | less than zero | new look | cant get | nevertheless

and nor | mean well | nevertheless | nor not | forth | getting came | less than zero | new look | cant get | nevertheless